|
Volumn 2147, Issue , 2001, Pages 643-647
|
FPGA-based modelling unit for high speed lossless arithmetic coding
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER CIRCUITS;
DIGITAL ARITHMETIC;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
ADAPTIVE MODELLING;
ARITHMETIC CODING;
BASED MODELLING;
BINARY ARITHMETIC CODING;
CLOCK CYCLES;
CODING PROCESS;
HARDWARE IMPLEMENTATIONS;
SIMPLE METHOD;
CODES (SYMBOLS);
|
EID: 79955140470
PISSN: 03029743
EISSN: 16113349
Source Type: Book Series
DOI: 10.1007/3-540-44687-7_71 Document Type: Conference Paper |
Times cited : (9)
|
References (8)
|