Interpreter instruction scheduling

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6601 LNCS, Issue , 2011, Pages 164-178

  Brunthaler, Stefan ^a  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

CO-LOCATED; INSTRUCTION CACHE MISS; INSTRUCTION SCHEDULING; INSTRUCTION SET;

SCHEDULING;

PROGRAM COMPILERS;

EID: 79953267642     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-19861-8_10     Document Type: Conference Paper

References (11)

1. Open Research Compiler (October 2010), http://ipf-orc.sourceforge.net/
2. Bell, J.R.: Threaded code. Communications of the ACM 16(6), 370-372 (1973)
3. Brunthaler, S.: Efficient interpretation using quickening. In: Proceedings of the 6th Symposium on Dynamic Languages (DLS 2010), Reno, Nevada, US, October 18, ACM Press, New York (2010)
4. Brunthaler, S.: Inline caching meets quickening. In: D'Hondt, T. (ed.) ECOOP 2010. LNCS, vol. 6183, pp. 429-451. Springer, Heidelberg (2010)
5. Ertl, M.A., Gregg, D.: Optimizing indirect branch prediction accuracy in virtual machine interpreters. In: Proceedings of the SIGPLAN 2003 Conference on Programming Language Design and Implementation (PLDI 2003), pp. 278-288. ACM, New York (2003)
6. Fulgham, B.: The computer language benchmarks game, http://shootout. alioth.debian.org/
7. Intel: Intel Turbo Boost Technology in Intel Core microarchitecture (Nehalem) based processors. Online (November 2008), http://download.intel.com/ design/processor/applnots/320354.pdf?iid=tech%-tb+paper
8. Lin, C.-C., Chen, C.-L.: Code arrangement of embedded java virtual machine for NAND flash memory. In: Stenström, P., Dubois, M., Katevenis, M., Gupta, R., Ungerer, T. (eds.) HiPEAC 2007. LNCS, vol. 4917, pp. 369-383. Springer, Heidelberg (2008)
9. Pettis, K., Hansen, R.C.: Profile guided code positioning. SIGPLAN Notices 25(6), 16-27 (1990)
10. Ramírez, A., Larriba-Pey, J.L., Navarro, C., Torrellas, J., Valero, M.: Software trace cache. In: Proceedings of the 13th International Conference on Supercomputing (ICS 1999), Rhodes, Greece, June 20-25, pp. 119-126. ACM, New York (1999)
11. Zhao, P., Amaral, J.N.: Feedback-directed switch-case statement optimization. In: Proceedings of the International Conference on Parallel Programming Workshops (ICPP 2005 Workshops), Oslo, Norway, June 14-17, pp. 295-302. IEEE, Los Alamitos (2005)