Timing-driven pathfinder pathology and remediation: Quantifying and reducing delay noise in VPR-pathfinder

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2011, Pages 173-176

  Rubin, Raphael Y ^a   DeHon, André M ^b  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

^b UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

Noise; Pathfinder; Sensivitity; Timing driven routing; VPR

Indexed keywords

NOISE; PATHFINDER; SENSIVITITY; TIMING-DRIVEN ROUTING; VPR;

LOGIC GATES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79952935324     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1950413.1950447     Document Type: Conference Paper

References (10)

1. V. Betz. VPR and T-V Pack: Versatile Packing, Placement and Routing for FPGAs. , March 27 1999. Version 4.30.
2. V. Betz and J. Rose. VPR: A new packing, placement, and routing tool for FPGA research. In W. Luk, P. Y. K. Cheung, and M. Glesner, editors, Proceedings of the International Conference on Field-Programmable Logic and Applications, number 1304 in LNCS, pages 213-222. Springer, August 1997. (Pubitemid 127118755)
3. V. Betz and J. Rose. FPGA Place-and-Route Challenge. , 1999.
4. J. Cong and K. Minkovich. Optimality study of logic synthesis for LUT-based FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(2):230-239, February 2007. (Pubitemid 46183052)
5. G. Lemieux and D. Lewis. Using sparse crossbars within LUT clusters. In Proceedings of the International Symposium on Field-Programmable Gate Arrays, pages 59-68, 2001. (Pubitemid 32456835)
6. L. McMurchie and C. Ebeling. PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays, pages 111-117, 1995.
7. J. Rose et al. VPR and T-VPack: Versatile Packing, Placement and Routing for FPGAs. , 2008.
8. K. So. Enforcing long-path timing closure for FPGA routing with path searches on clamped lexicographic spirals. In Proceedings of the International Symposium on Field-Programmable Gate Arrays, pages 24-33, 2008.
9. J. S. J. Wong, P. Sedcole, and P. Y. K. Cheung. Self-measurement of combinatorial circuit delays in FPGAs. Transactions on Reconfigurable Technology and Systems, 2(2):1-22, 2009.
10. A. Yan, R. Cheng, and S. J. E. Wilton. On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques. In Proceedings of the International Symposium on Field-Programmable Gate Arrays, pages 147-156, 2002.