COREMU: A scalable and portable parallel full-system emulator

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2011, Pages 213-222

  Wang, Zhaoguo ^a   Liu, Ran ^a   Chen, Yufei ^a   Wu, Xi ^a   Chen, Haibo ^a   Zhang, Weihua ^a   Zang, Binyu ^a  

^a FUDAN UNIVERSITY   (China)

Author keywords

Full system emulator; Multicore; Parallel emulator

Indexed keywords

ADAPTIVE SIGNAL CONTROL; CPU CORES; EMULATION FRAMEWORK; FULL-SYSTEM EMULATOR; LINES OF CODE; MULTI CORE; MULTIPLE INSTANCES; OPEN-SOURCE; PARALLEL APPLICATION; PARALLEL EMULATOR; PARALLELIZING; PERFORMANCE EVALUATION; PERFORMANCE PROBLEMS; SCALABLE PERFORMANCE; SYSTEM RESOURCES; UNIPROCESSORS;

COMPUTER PROGRAMMING LANGUAGES;

PARALLEL PROGRAMMING;

EID: 79952779458     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1941553.1941583     Document Type: Conference Paper

References (33)

1. http://davmac.org/davpage/linux/rtsignals.html.
2. Kvm/qemu. http://wiki.qemu.org/KVM.
3. R. Bedichek. SimNow: Fast Platform Simulation Purely in Software. In 16th Hot Chips Symp, 2004.
4. C. Bienia, S. Kumar, J. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In Proc. PACT, pages 72-81, 2008.
5. Bochs. http://bochs.sourceforge.net/.
6. P. Bohrer, J. Peterson, M. Elnozahy, R. Rajamony, A. Gheith, R. Rockhold, C. Lefurgy, H. Shafi, T. Nakra, R. Simpson, et al. Mambo: a full system simulator for the PowerPC architecture. ACM SIGMETRICS Performance Evaluation Review, 31(4):8-12, 2004.
7. H. Cain, K. Lepak, B. Schwartz, and M. Lipasti. Precise and accurate processor simulation. In Workshop on Computer Architecture Evaluation using Commercial Workload, 2002.
8. E. Chung, E. Nurvitadhi, J. Hoe, B. Falsafi, and K.Mai. A complexityeffective architecture for accelerating full-system multiprocessor simulations using FPGAs. In Proc. FPGA, pages 77-86, 2008.
9. E. Chung, M. Papamichael, E. Nurvitadhi, J. Hoe, K. Mai, and B. Falsafi. ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2009.
10. J. Chung, M. Dalton, H. Kannan, and C. Kozyrakis. Thread-safe dynamic binary translation using transactional memory. In IEEE HPCA, 2008.
11. G. W. Dunlap, D. G. Lucchetti, M. A. Fetterman, and P. M. Chen. Execution replay of multiprocessor virtual machines. In VEE'08, pages 121-130, 2008.
12. T. L. Harris, K. Fraser, and I. A. Pratt. A practical multi-word compare-and-swap operation. In Proc. DISC, pages 265-279, 2002.
13. J. Henning. SPEC CPU2000:Measuring CPU performance in the new millennium. Computer, 33(7):28-35, 2000.
14. R. Lantz. Parallel SimOS - Performance and Scalability for Large System. PhD thesis, Computer Systems Laboratory, Stanford University, 2007.
15. P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hllberg, J. Hgberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. Computer, pages 50-58, 2002.
16. P.Magnusson and B.Werner. Efficient memory simulation in SimICS. In Proc. Annual Simulation Symposium, pages 62-73, 1995.
17. M. Martin, D. Sorin, B. Beckmann, M. Marty, M. Xu, A. Alameldeen, K. Moore, M. Hill, and D. Wood. Multifacet's general executiondriven multiprocessor simulator (GEMS) toolset. ACM SIGARCH Computer Architecture News, 33(4):99, 2005.
18. M. Michael and M. L. Scott. Simple, fast, and practical non-blocking and blocking concurrent queue algorithms. In Proc. PODC, pages 267-275, 1996.
19. J. Miller, H. Kasture, G. Kurian, C. Gruenwald III, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. Graphite: A Distributed Parallel Simulator for Multicores. In Proc. HPCA, 2010.
20. A. Over, B. Clarke, and P. E. Strazdins. A comparison of two approaches to parallel simulation of multiprocessors. In Proc. ISPASS, pages 12-22, 2007. (Pubitemid 350237482)
21. QEMU. http://qemu.org/.
22. C. Ranger, R. Raghuraman, A. Penmetsa, G. R. Bradski, and C. Kozyrakis. Evaluating mapreduce for multi-core and multiprocessor systems. In HPCA, pages 13-24, 2007. (Pubitemid 47208148)
23. M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta. Complete computer system simulation: The SimOS approach. IEEE Parallel & Distributed Technology: Systems & Applications, 3(4):34-43, 1995.
24. A. Tridgell. Dbench filesystem benchmark. http://dbench.samba.org/.
25. V. Uhlig, J. LeVasseur, E. Skoglund, and U. Dannowski. Towards scalable multiprocessor virtual machines. In Proceedings of the 3rd conference on Virtual Machine Research And Technology. USENIX Association, 2004.
26. K. Wang, Y. Zhang, H. Wang, and X. Shen. Parallelization of IBM mambo system simulator in functional modes. SIGOPS Operating System Review, 2008.
27. S. Wee, J. Casper, N. Njoroge, Y. Tesylar, D. Ge, C. Kozyrakis, and K. Olukotun. A practical FPGA-based framework for novel CMP research. In Proc. FPGA, pages 116-125, 2007. (Pubitemid 47485599)
28. T. F.Wenisch, R. E.Wunderlich, M. Ferdman, A. Ailamaki, B. Falsafi, and J. C. Hoe. Simflex: Statistical sampling of computer system simulation. IEEE Micro, 26(4):18-31, 2006.
29. E. Witchel and M. Rosenblum. Embra: Fast and flexible machine simulation. ACM SIGMETRICS Performance Evaluation Review, 24(1):68-79, 1996. (Pubitemid 126549541)
30. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. Statistical sampling of microarchitecture simulation. ACM Trans. Model. Comput. Simul., 16(3):197-224, 2006. (Pubitemid 44330109)
31. D. Yeh, L.-S. Peh, S. Borkar, J. A. Darringer, A. Agarwal, and W. mei Hwu. Thousand-core chips [roundtable]. IEEE Design & Test of Computers, 25(3):272-278, 2008.
32. M. Yourst. PTLsim: A cycle accurate full system x86-64 microarchitectural simulator. In Proc. ISPASS, pages 23-34, 2007. (Pubitemid 350237483)
33. G. Zheng, G. Kakulapati, and L. V. Kalé. Bigsim: A parallel simulator for performance prediction of extremely large parallel machines. In IPDPS. IEEE Computer Society, 2004.