Robust PLL algorithm for three-phase grid-connected converters

EPE Journal (European Power Electronics and Drives Journal)

Volumn 20, Issue 4, 2010, Pages 22-30

  Bellini, Armando ^a   Bifaretti, Stefano ^a   Iacovone, Vincenzo ^a  

^a UNIVERSITY OF ROME TOR VERGATA   (Italy)

Author keywords

Active power filter; Distributed generation systems; Phase locked loop; Three Phase converter control

Indexed keywords

ACTIVE FILTERS; BANDPASS FILTERS; DISTRIBUTED POWER GENERATION; ELECTRIC LOAD FLOW; ELECTRIC POWER SYSTEM CONTROL; ELECTRIC POWER SYSTEM INTERCONNECTION; ELECTRIC POWER TRANSMISSION NETWORKS; POWER CONVERTERS; POWER ELECTRONICS; SYNCHRONIZATION;

ACTIVE POWER FILTER; CONVERTER CONTROLS; DISTRIBUTED GENERATION SYSTEM; GRID VOLTAGE; GRID-CONNECTED CONVERTERS; KEY FACTORS; THREE PHASE; THREE PHASIS; THREE-PHASE CONVERTER; THREE-PHASE CONVERTER CONTROL;

PHASE LOCKED LOOPS;

EID: 79952609015     PISSN: 09398368     EISSN: 23769319     Source Type: Journal    
DOI: 10.1080/09398368.2010.11463774     Document Type: Article

References (22)

1. V. Kaura and V. Blasko: Operation of a phase locked loop system under distorted utility conditions, IEEE Trans. Ind. Appl., vol. 33, no. 1, pp. 58-63, Jan./Feb. 1997.
2. G. H. Jung, G. C. Cho and G. H. Cho: Improved Control for High Power Static Var Compensator Using Novel Vector Product Phase Locked Loop (VP-PLL), Intern. Journal of Electronics, vol. 86, no.7, pp. 837-855, 1999.
3. S. Chung: A phase tracking system for three phase utility interface inverters, IEEE Trans. on Power Electron., vol. 15, no. 3, pp. 431-438, May 2000.
4. L. N. Arruda, S. M. Silva and B. J. C. Filho: PLL structure for utility connected systems, Conf. Rec. 36th IEEE-IAS Annual. Meeting, vol.4, pp. 2655-2660, 2001.
5. C. Zhan, C. Fitzer, V. K. Ramachandaramurthy, A. Arulampalam, M. Barnes and N. Jenkins: Software phase-locked loop applied to dynamic voltage restore (DVR), Proc.of IEEE Power Eng. Soc. Winter Meeting, vol. 3, pp. 1033-1038, 2001.
6. L.G. Barbosa Rolim, D. Rodrigues da Costa, Jr. and M. Aredes: Analysis and Software Implementation of a Robust Synchronizing PLL Circuit Based on the pq Theory, IEEE Trans. Ind. Electron., vol. 53, no. 6, pp. 1919-1926, December 2006.
7. D. Jovcic, Phase Locked Loop System for FACTS,. IEEE Trans, on Power Systems, vol. 18, no. 3, pp. 1116.1124, 2003.
8. A.V. Timbus, M. Liserre, R. Teodorescu and F. Blaabjerg: Synchronization methods for three phase distributed power generation systems. An overview and evaluation, Proc. of PESC'05, pp. 2474-2481, 2005.
9. P. Rodriguez, J. Pou, J. Bergas, J. I. Candela, R. P. Burgos, D. Boroyevich: Decoupled double synchronous reference frame PLL for power converters control, IEEE Trans. Power Electron., vol. 22, no.2, pp. 584-592, 2007.
10. A.V. Timbus, R. Teodorescu, F. Blaabjerg, M. Liserre and P. Rodriguez: PLL Algorithm for Power Generation Systems Robust to Grid Voltage Faults, Proc. of 37th IEEE Power Electronics Specialists Conference, PESC '06, pp. 1 - 7, June 2006.
11. M.C. Benhabib and S. Saadate: A new robust experimentally validated phase locked loop for power electronic control, EPE Journal, vol. 15, n.3, pp. 36-48, 2005.
12. Y. Han, L. Xu, M.M. Khan, G. Yao, Li-Dan Zhou, C. Chen: A novel synchronization scheme for grid-connected converters by using adaptive linear optimal filter based PLL (ALOF-PLL), Simulation Modelling Practice and Theory, vol. 17, Issue 7, pp. 1299-1345, August 2009.
13. M. Karimi-Ghartemani and M.Reza Iravani: A method for synchronization of power electronic converters in polluted and variable-frequency environments, IEEE Trans. Power Syst. vol. 19, n.3, pp. 1263-1270, 2004.
14. F. Cupertino, E. Lavopa, P. Zanchetta, M. Sumner and L. Salvátore: Running DFT-based PLL Algorithm for Frequency, Phase and Amplitude Tracking in Aircraft Electrical Systems, IEEE Trans. Ind. Electron., Forthcoming publication 2010, Digital Object Identifier: 10.1109/TIE.2010.2048293.
15. E. Lavopa, P. Zanchetta, M. Sumner and F. Cupertino: Real-time estimation of fundamental frequency and harmonics for active shunt power filters in aircraft electrical systems, IEEE Trans. Ind. Electron., vol. 56, no. 8, August 2009.
16. A. Bellini and S. Bifaretti: Performances of a PLL Based Digital Filter for double-conversion UPS. Proc of 13th Int. Conf. on POWER ELECTRONICS and MOTION CONTROL Conference, EPE-PEMC 2008, Poznan (Poland), September, 2008.
17. A. Bellini and S. Bifaretti: Implementation of a Digital Filter for Speed Noise Reduction in Drives with Electromagnetic Resolver, Proc. of EPE 2005, Dresden, Germany, September 2005.
18. A. Bellini and S. Bifaretti: A Digital Filter for Speed Noise Reduction in Drives using an Electromagnetic Resolver, Mathematics and Computers in Simulation, vol. 71, issues 4-6, pp. 476-486, June 2006.
19. M. Ciobotaru, R. Teodorescu, and F. Blaabjerg: A New SinglePhase PLL Structure Based on Second Order Generalized Integrator, Proc. of Power Electronics Specialists Conference, PESC 2006, pp. 1-6, June 2006.
20. S. M. Silva, B.M. Lopes, B. J. C. Filho and W.C. Bosventura: Performance evaluation of PLL algorithms for single phase gridconnected systems, Proc. of IEEE IAS Annuual Meeting, pp. 2259-2263, 2004.
21. M. Karimi-Ghartemani and M. R. Iravani, A new phase-locked loop (PLL) system, Proc. of the 44th IEEE 2001 Midwest Symposium on Circuits and System, MWSCAS 2001, pp. 421-424, 2001.
22. R.M.S. Filho, PF. Seixas, P.C. Cortizo, L.A.B. Torres and A.F. Souza: Comparison of three single-phase PLL algorithms for UPS applications, IEEE Trans. Ind. Electron., vol. 55, no. 8, pp. 2923-2932, 2008.