Integrating several formalisms in order to increase fault trees modeling power

Reliability Engineering and System Safety

Volumn 96, Issue 5, 2011, Pages 534-544

  Codetta Raiteri, Daniele ^a  

^a UNIVERSITY OF EASTERN PIEDMONT   (Italy)

Author keywords

Boolean gates; Dynamic gates; Fault Trees; Modules; Parametric form; Repair

Indexed keywords

ANALYSIS PROCESS; BOOLEAN GATE; FAULT-TREES; MODEL REPAIR; MODELING POWER; MODULAR APPROACH; MODULES; PARAMETRIC FORMS; SYSTEM STRUCTURES;

GATES (TRANSISTOR);

REPAIR;

EID: 79951814564     PISSN: 09518320     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.ress.2010.12.027     Document Type: Article

References (15)

1. R.A. Sahner, K.S. Trivedi, and A. Puliafito Performance and reliability analysis of computer systems; an example-based approach using the SHARPE software package 1996 Kluwer Academic Publisher
2. A. Rauzy New algorithms for fault trees analysis Reliability Engineering & System Safety 5 59 1993 203 211
3. Gulati R, Dugan JB. A modular approach for analyzing static and dynamic fault-trees. In: Proceedings of the annual reliability and maintainability symposium, 2003, p. 5763.
4. A. Bobbio, G. Franceschinis, R. Gaeta, and L. Portinale Parametric fault tree for the dependability analysis of redundant systems and its high-level Petri net semantics IEEE Transactions on Software Engineering 29 3 2003 270 287
5. Codetta-Raiteri D. BDD based analysis of parametric fault trees. In: Proceedings of the annual reliability and maintainability symposium, Newport Beach, CA USA; January 2006. p. 4429.
6. Bobbio A, Franceschinis G, Gaeta R, Portinale L. Dependability assessment of an industrial programmable logic controller via parametric fault-tree and high level Petri net. In: Proceeding of the international workshop on Petri nets and performance models, Aachen, Germany; September 2001. p. 2938.
7. J.B. Dugan, S.J. Bavuso, and M.A. Boyd Dynamic fault-tree models for fault-tolerant computer systems IEEE Transactions on Reliability 41 1992 363 377
8. Sullivan KJ, Dugan JB, Coppit D. The Galileo fault tree analysis tool. In: Proceedings of the annual international symposium on fault-tolerant computing, Madison, WI USA; June 1999. p. 2325.
9. Codetta-Raiteri D, Franceschinis G, Iacono M, Vittorini V. Repairable fault tree for the automatic evaluation of repair policies. In: Proceedings of the IEEE international conference on dependable systems and networks, Florence, Italy; June 2004. p. 65968.
10. Flammini G, Mazzocca N, Iacono M, Marrone S. Using repairable fault trees for the evaluation of design choices for critical repairable systems. In: Proceedings of the IEEE international symposium on high-assurance systems engineering, Heidelberg, Germany; October 2005. p. 16372.
11. L. Portinale, D. Codetta-Raiteri, and S. Montani Supporting reliability engineers in exploiting the power of dynamic Bayesian networks International Journal of Approximate Reasoning 51 2 2010 179 195
12. G. Chiola, C. Dutheillet, G. Franceschinis, and S. Haddad Stochastic well-formed colored nets and symmetric modeling applications IEEE Transactions on Computers 42 1993 1343 1360
13. Codetta-Raiteri D. Extended fault trees analysis supported by stochastic Petri nets. PhD thesis, Dip. di Informatica, Univ. di Torino; November 2005. 〈 http://www.di.unito.it/∼phd/phd-theses.html 〉.
14. Y. Dutuit, and A. Rauzy A linear-time algorithm to find modules of fault trees IEEE Transactions on Reliability 45 1996 422 425 (Pubitemid 126771050)
15. Bobbio A, Codetta-Raiteri D. Parametric Fault-trees with dynamic gates and repair boxes, In: Proceedings of the annual reliability and maintainability symposium, Los Angeles, USA; January 2004. p. 45965.