Design and implementation of an object-oriented framework for dynamic partial reconfiguration

Proceedings - 2010 International Conference on Field Programmable Logic and Applications, FPL 2010

Volumn , Issue , 2010, Pages 240-243

  Abel, Norbert ^a  

^a UNIVERSITY OF HEIDELBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC ASPECTS; DYNAMIC PARTIAL RECONFIGURATION; FUTURE TRENDS; HARDWARE COMPILERS; HARDWARE DESIGN; HIGH LEVEL SYNTHESIS; OBJECT-ORIENTED FRAMEWORKS; PROGRAMMING PARADIGMS; RUNTIMES;

DESIGN; HIGH LEVEL LANGUAGES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79951766258     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2010.55     Document Type: Conference Paper

References (12)

1. S. Edwards, The Challenges of Hardware Synthesis from C-like Languages, DATE04, Paris, France, 2004
2. R. Helaihel and K. Olukotun, Java as a specification language for hardware-software systems, International Conference on Computer Aided Design, 1997
3. T. Grötker et al., System Design with SystemC, Kluwer, 2002
4. http://www.systemc.org, SystemC Synthesizable Subset, 2009
5. Xilinx, Inc., Virtex-4 FPGA Configuration User Guide, 2008
6. N. Abel and U. Kebschull, Parallel Hardware Objects for Dynamically Partial Reconfiguration, FPL08, Heidelberg, Germany, 2008
7. F. Grüll, The Parallel Object Language, Diploma Thesis, Heidelberg, Germany, 2009
8. Qt Homepage, http://qt.nokia.com/
9. N. Meier, Development of a Framework for Dynamic Partial Reconfiguration serving the Object Oriented Hardware Programming Language POL, Diploma Thesis, Heidelberg, Germany, 2009
10. A. Beyer, Development of an Emulator for the execution of POL-Code inside a Java-Environment, Bachelor Thesis, Heidelberg, Germany, 2008
11. Xilinx, Inc., Early Access Partial Reconfiguration User Guide, ug208, 2008
12. Agility Design Solutions Inc., Handel-C Language Reference Manual, 2010