Active voltage balancing of DC-link electrolytic capacitors

IET Power Electronics

Volumn 1, Issue 4, 2008, Pages 488-496

  Ertl, H ^a   Wiesinger, T ^a   Kolar, J W ^b  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^b ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; HVDC POWER TRANSMISSION; LEAKAGE CURRENTS; RESISTORS;

BALANCING RESISTORS; COMPONENT SELECTION; DISSIPATIVE LOSS; HIGH VOLTAGE LEVEL; OPERATING PRINCIPLES; SERIES CONNECTIONS; THREE-PHASE POWER CONVERTER; WORST CASE SCENARIO;

ELECTROLYTIC CAPACITORS;

EID: 79951520662     PISSN: 17554535     EISSN: 17554543     Source Type: Journal    
DOI: 10.1049/iet-pel:20070390     Document Type: Article

References (33)

1. ALWITT R.S., HILLS R.G.: 'The chemistry of failure of aluminum electrolytic capacitors'. Proc. 3rd Annual Symp. Physics of Failure in Electronics, Chicago, IL, September 1964, pp. 93-107
2. GREASON W.D., CRITCHLEY J.: 'Shelf-life evaluation of aluminum electrolytic capacitors', IEEE Trans. Compon. Hybrids Manuf. Technol., 1986, 9, (3), pp. 293-299
3. PERISSE F., VENET P., ROJAT G., RÉTIF J.M.: 'Simple model of an electrolytic capacitor taking into account the temperature and ageing time', Electr. Eng. (Arch. Elektrotech.), 2006, 88, (2), pp. 89-95
4. EPCOS Corp: 'Electrolytic capacitors-general technical information', December 2006, available via www.epcos.com, included also in Aluminum Electrolytic Capacitors Data Book, ed. 12/2006
5. EVOX-RIFA Corp: 'Electrolytic capacitors application guide', available at: http://www.evoxrifa.com/europe/technotes_electrolytics.htm, accessed on September 2007
6. EDWARDS CH.W.: 'Low-dissipation capacitor voltage sharing circuit for a static AC/DC converter'. US Patent US 4 686 619, August 1986
7. KOLAR J.W., ERTL H.: 'Gleichspannungs-Gleichspannungswandler mit selbsttätiger Symmetrierung der speisenden Eingangs-Teilspannungen'. Austrian Patent AT 406 432, 2000, (in German), May 2000
8. ERTL H., KOLAR J.W., ZACH F.C.: 'Analysis of an extended DC-DC fly-back converter with inherent input voltage symmetrization'. Proc. 38th Int. Conf. Power Conversion (PCIM-PC), Nurenberg, Germany, May 1998, pp. 501-506
9. LOUNILA M.: 'Balancing circuit for input voltage division between capacitors'. European Patent EP1107438A2, June 2001
10. WEINMEIER H., KRANISTER A.: 'Switching transformer'. PCT Patent WO01/97368, December 2001
11. GHODKE D.V., MURALIKRISHNAN K.: 'ZVZCS, dual, twotransistor forward DC-DC converter with peak voltage of Vin/2, high input and high power application'. Proc. 33rd Ann. Power Electron. Specialists Conf. (PESC), Cairns, Australia, June 2002, vol. 4, pp. 1853-1858
12. CANALES F., BARBOSA P., LEE F.C.: 'A zero-voltage and zerocurrent switching three-level DC/DC converter', IEEE Trans. Power Electron., 2002, 17, (6), pp. 898-904
13. BARBI I., GULES R., REDL R., SOKAL N.O.: 'DC-DC converter:four switches Vpk 1/4 Vin/2, capacitive turn-off snubbing, ZV turn-on', IEEE Trans. Power Electron., 2004, 19, (4), pp. 918-927
14. EDELMOSER K., ERTL H., ZACH F.C.: 'A novel high-input voltage switch-mode power-supply concept', WSEAS Trans. Power Syst., 2006, 6, (1), pp. 1062-1069
15. AYYANAR R., GIRI R., MOHAN N.: 'Active input-voltage and load-current sharing in input-series and output-parallel connected modular DC-DC converters using dynamic input-voltage reference scheme', IEEE Trans. Power Electron., 2004, 19, (6), pp. 1462-1473
16. GIRI R., CHOUDHARY V., AYYANAR R., MOHAN N.: 'Common-dutyratio control of input-series connected modular DC-DC converters with active input voltage and load-current sharing', IEEE Trans. Ind. Appl., 2006, 42, (4), pp. 1101-1111
17. ROJAS R., OHNISHI T., SUZUKI T.: 'PWM control method for a four-level inverter', IEE Proc. Elect. Power Appl., 1995, 142, (6), pp. 390-396
18. MARCHESONI M., TENCA P.: 'Diode-clamped multilevel converters: a practicable way to balance DC-link voltages', IEEE Trans. Ind. Electron., 2002, 49, (4), pp. 752-765
19. LIU Y.H., ARRILLAGA J., WATSON N.R.: 'Multi-level voltage reinjection-a new concept in high voltage source conversion', IEE Proc. Gener. Transm. Distrib., 2004, 151, (3), pp. 290-298
20. PAN Z., PENG F.Z., CORZINE K.A., STEFANOVIC V.R., LEUTHEN J.M., GATARIC S.: 'Voltage balancing control of diode-clamped multilevel rectifier/inverter systems', IEEE Trans. Ind. Appl., 2005, 41, (6), pp. 1698-1706
21. SALAET J., GILABERT A., BORDONAU J., ALEPUZ S., CANO A., GIMENO L.M.: 'Non-linear control of neutral point in three-level single-phase converter by means of switching redundant states', IEE Electron. Lett., 2006, 42, (5), pp. 304-306
22. PENG F.Z.: 'A generalized multilevel inverter topology with self voltage balancing', IEEE Trans. Ind. Appl., 2001, 37, (2), pp. 611-618
23. CORZINE K.A., KOU X.: 'Capacitor voltage balancing in full binary combination schema flying capacitor multilevel inverters', IEEE Power Electron. Lett., 2003, 1, (1), pp. 2-5
24. XU L., AGELIDIS V.G.: 'Active capacitor voltage control of flying capacitor multi-level converters', IEE Proc. Electr. Power Appl., 2004, 151, (3), pp. 313-320
25. HUANG J., CORZINE K.A.: 'Extended operation of flying capacitor multilevel inverters', IEEE Trans. Power Electron., 2006, 21, (1), pp. 140-147
26. ZHANG L., WATKINS S.J.: 'Capacitor voltage balancing in multilevel flying capacitor inverters by rule-based switching pattern selection', IET-Electr. Power Appl., 2007, 1, (3), pp. 339-347
27. TOLBERT L.A., PENG F.Z., CUNNYNGHAM T., CHIASSON J.N.: 'Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles', IEEE Trans. Ind. Electron., 2002, 49, (5), pp. 1058-1064
28. SONG Q., LIU W., YUAN Z., WEI W., CHEN Y.: 'DC voltage balancing technique using multi-pulse optimal PWM for cascade H-bridge inverters based STATCOM'. Proc. 35th Ann. Power Electron. Specialists Conf. (PESC), Aachen, Germany, June 2004, vol. 6, pp. 4768-4772
29. BARRENA J.A., MARROYO L., RODRIGUEZ M.A., ALONSO O., TORREALDAY J.R.: 'DC voltage balancing for PWM cascaded H-bridge converter based STATCOM'. Proc. 32nd Ann. IEEE Conf. Industrial Electronics (IECON), Paris, France, November 2006, pp. 1840-1845
30. WATSON A.J., WHEELER P.W., CLARE J.C.: 'A complete harmonic elimination approach to DC link voltage balancing for a cascaded multilevel rectifier', IEEE Trans. Ind. Electron., 2007, 54, (6), pp. 2946-2953
31. KOLAR J.W., ZACH F.C.: 'A novel three-phase utility interface minimizing line current harmonics of high-power telecommunications rectifier modules', IEEE Trans. Ind. Electron., 1997, 44, (6), pp. 456-467
32. KOLAR J.W., DROFENIK U., ZACH F.C.: 'Current handling capability of the neutral point of a three-phase/switch/level boost-type PWM (VIENNA) rectifier'. Proc. 27th Ann. Power Electron. Specialists Conf. (PESC), Baveno, Italy, June 1996, vol. 2, pp. 1329-1336
33. ZETEX CORP: 'Semiconductor data book-Book 1: through hole components' November 1995, 2nd Issue edn.