SHE-PWM and optimized DC voltage levels for cascaded multilevel inverters control

ISIEA 2010 - 2010 IEEE Symposium on Industrial Electronics and Applications

Volumn , Issue , 2010, Pages 143-148

  Dahidah, Mohamed S A ^a   Konstantinou, Georgios ^b   Agelidis, Vassilios G ^b  

^a UNIVERSITY OF NOTTINGHAM MALAYSIA CAMPUS   (Malaysia)

^b UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

Multilevel inverters; Optimized DC sources; PWM; Selective harmonic elimination

Indexed keywords

CASCADED MULTILEVEL INVERTERS; DC SOURCES; DC VOLTAGE LEVEL; DEGREES OF FREEDOM; MODULATION INDEXES; MULTILEVEL CONTROL; MULTILEVEL INVERTER; OUTPUT VOLTAGES; PHYSICAL STRUCTURES; PWM; SELECTIVE HARMONIC ELIMINATION; SWITCHING ANGLES;

ELECTRIC INVERTERS; HARMONIC ANALYSIS; INDUSTRIAL ELECTRONICS; OPTIMIZATION;

PULSE WIDTH MODULATION;

EID: 79251566773     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISIEA.2010.5679479     Document Type: Conference Paper

References (21)

1. J. Rodriguez, J. S. Lai and F. Z. Peng "Multilevel inverters: a survey of topologies, controls, and applications," IEEE Trans. on Industrial Applications, vol. 49, no. 4, pp. 724-738, August 2002.
2. L.M. Tolbert, J.N. Chiasson, D. Zhong, and K.J. McKenzie, "Elimination of harmonics in a multilevel converter with nonequal DC sources," IEEE Trans. on Industry Applications, vol. 4, no. 1, pp. 75-82, Jan./Feb. 2005.
3. J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, and Z. Du " Control of a multilevel converter using resultant theory," IEEE Trans. on Control Systems Technology, vol. 11, no. 3, pp. 345-354, May 2000.
4. V.G. Agelidis, A. Balouktsis, I. Balouktsis, and C. Cossar, "Multiple sets of solutions for harmonic elimination PWM bipolar waveforms: analysis and experimental verification," IEEE Trans. on Power Electronics, vol. 21, no.2, pp.415-421, March 2006.
5. H.S. Patel, and R.G. Hoft, "Generalized harmonic elimination and voltage control in thyristor inverters: part I - harmonic elimination," IEEE Trans. on Industry Applications, vol. 9, no. 3, pp. 310-317, May/June 1973.
6. T. J. Liang, R. M. O'Connnell, and R. G. Hoft, "Inverter harmonic reduction using Walsh function harmonic elimination method," IEEE Trans. on Industrial Electronics, vol. 12, no. 6, pp. 971-982, November 1997.
7. K. Sundareswaran, K. Jayant, and T. N. Shanavas, " Inverter harmonic elimination through a colony of continuously exploring ants, " IEEE Trans. on Industrial Electronics, vol. 54, no. 5, pp. 2558-2556, October 2007.
8. P. M. Bhagwat, and V. R. Stefanovic, "Generalized structure of a multilevel PWM inverter," IEEE Trans. on Industry Applications, vol. IA-19, no. 6, pp.1057-1069, November 1983.
9. E. Ozdemir, S. Ozdemir, and L.M. Tolbert, "Fundamental-frequency- modulated six-level diode-clamped multilevel inverter for three-phase stand-alone photovoltaic system," IEEE Trans. on Industrial Electronics, vol. 56, no. 11, pp. 4407-4414, November 2009.
10. J.N. Chiasson, L.M. Tolbert, K.J. McKenzie, and D. Zhong, "Elimination of harmonics in a multilevel converter using the theory of symmetric polynomials and resultants," IEEE Trans. on Control Systems Technology, vol. 13, no. 2, pp. 216-223, March 2005.
11. J.N. Chiasson, L.M. Tolbert, Z. Du, and K.J. McKenzie, "The use of power sums to solve the harmonic elimination equations for multilevel converters," European Power Electronics and Drives Journal, vol. 15, no. 1, pp. 19-27, February 2005.
12. B. Ozpineci, L.M. Tolbert, and J.N. Chiasson, "Harmonic optimization of multilevel converters using genetic algorithms," IEEE Power Electronics Letters, vol. 3, pp. 92-95, September 2005.
13. th IEEE Power Electronics and Drives Systems Conference, November/December 2005, Kuala Lumpur, Malaysia, pp. 1205-1210.
14. M. S. A. Dahidah, V. G. Agelidis, and M. V. C. Rao, " On abolishing symmetry requirements in the formulation of a five-level selective harmonic elimination pulse width modulation technique," IEEE Transactions on Power Electronics, vol. 21, no. 6, pp. 1833-1837, November 2006.
15. M.S.A. Dahidah, V.G. Agelidis, "Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: a generalized formula," IEEE Transaction on Power Electronics, vol. 23, no. 4, July 2008, pp. 1620-1630.
16. V.G. Agelidis, A. Balouktsis and M. S.A. Dahidah, "A five-level symmetrically defined selective harmonic elimination PWM strategy: analysis and experimental validation," IEEE Trans. on Power Electronics, vol. 23, no. 1, January 2008, pp. 19-26.
17. M.S.A. Dahidah, V.G. Agelidis, "Single-carrier sinusoidal PWM-equivalent selective harmonic elimination five-level inverter control," Electric Power Systems Research, vol. 78, no. 11, 2008, pp. 1826-1836.
18. W. Fei, X. Ruan, and B. Wu, "A generalized formulation of quarter-wave symmetry SHE-PWM problems for multilevel inverters", IEEE Trans. on Power Electronics, vol. 24, no. 7, pp. 1758-1765, July 2009.
19. R. N. Ray, D. Chatterjee, and S.K. Goswami, "Harmonic elimination in a multilevel inverter using the particle swarm optimization technique," IET Power Electronics, vol. 2, no. 6, pp. 646-652, 2009.
20. M. T. Hagh, H. Taghhizadeh, and K. Razi, "Harmonic minimization in multilevel inverters using modified species-based particle swarm optimization," IEEE Trans. on Power Electronics, vol. 24, no. 10, pp. 2259-2266, October 2009.
21. M. T. Hagh, H. Taghhizadeh, and K. Razi, "Harmonic minimization in multilevel inverters with non-equal DC source using particle swarm optimization," IEEE Trans. on Industrial Electronics, in press.