Performance enhancement of motion estimation using SSE2 technology

World Academy of Science, Engineering and Technology

Volumn 40, Issue , 2009, Pages 168-171

  Tran, Trung Hieu ^a   Cho, Hyo Moon ^a   Cho, Sang Bock ^a  

^a University of Ulsan   (South Korea)

Author keywords

Full search; MMX SSE SSE2 technologies; Motion estimation; SIMD; Three step search

Indexed keywords

FAST MOTION ESTIMATION ALGORITHM; FAST SEARCH ALGORITHM; FULL SEARCH; MMX/SSE/SSE2 TECHNOLOGIES; MOTION ESTIMATION ALGORITHM; MOTION VECTORS; PENTIUM 4 PROCESSORS; PERFORMANCE ENHANCEMENTS; SIMD; SOFTWARE-BASED; STREAMING SIMD EXTENSIONS; THREE STEP SEARCH; TIMING CONSTRAINTS; VIDEO CODECS; VIDEO COMPRESSION; VIDEO PROCESSING;

COMPUTATIONAL COMPLEXITY; ESTIMATION; IMAGE COMPRESSION; LEARNING ALGORITHMS; TECHNOLOGY; TIMING CIRCUITS;

MOTION ESTIMATION;

EID: 78651584438     PISSN: 2010376X     EISSN: 20103778     Source Type: Journal    
DOI: None     Document Type: Article

References (6)

1. T. Wiegand, G. J. Sullivan, G. Bjontegaard and A. Luthra, "Overview of the H.264/AVC Video Coding Standard," IEEE Trans. Circuits. Syst. Video Technol., vol. 13, pp. 560-576, July 2003.
2. X. Jing and L. P. Chau, "An Efficient Three-Step Search Algorithm for Block Motion Estimation," IEEE Trans. Mutimedia, vol. 6, pp. 435-438, June 2004.
3. D. Talla, L. K. John and D. Burger, "Bottenecks in Multimedia Processing with SIMD Style Extensions and Architectural Enhancements," IEEE Trans. Computers, vol. 52, pp. 1015-1031, August 2003.
4. "Using SSE2 in Motion Compensation for Video Decoding and Encoding," Intel Application Note, AP-942.
5. A. Peleg and U. Weiser, "MMX Technology Extension to the Intel Architecture," IEEE Micro, August 1996.
6. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, "The Microarchitecture of the Pentium 4 Processor", Intel Technology Journal Q1, 2001.