Process variation aware transcoding for low power H.264 decoding

2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia'10

Volumn , Issue , 2010, Pages 90-96

  Amiri, Kiarash ^a   Khajeh, Amin ^a   Eltawil, Ahmed M ^a   Kurdahi, Fadi J ^a  

^a University of California at Irvine   (United States)

Author keywords

H.264; Low power; Process variation; SRAM; Transcoding

Indexed keywords

H.264; LOW POWER; PROCESS VARIATION; SRAM; TRANSCODING;

DECODING; EMBEDDED SYSTEMS; REAL TIME SYSTEMS;

STATIC RANDOM ACCESS STORAGE;

EID: 78651406324     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESTMED.2010.5666988     Document Type: Conference Paper

References (22)

1. Cisco Systems, Inc. "Cisco Visual Networking Index: Forecast and Methodology, 2009-2014," June 2, 2010
2. T. Fujiyoshi, S. Shiratake, S. Nomura, T. Nishikawa, Y. Kitasho, H. Arakida, Y. Okuda, Y. Tsuboi, M. Hamada, H. Hara, T. Fujita, F. Hatori, T. Shimazawa, K. Yahagi, H. Takeda, M. Murakata, F. Minami, N. Kawabe, T. Kitahara, K. Seta, M. Takahashi, and Y. Oowaki, "An H.264/MPEG-4 Audio/Visual Codec LSI with Module-Wise Dynamic Voltage/Frequency Scaling," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, February 2005.
3. D. Son, C. Yu, and H. Kim, "Dynamic Voltage Scaling on MPEG Decoding," International Conference of Parallel and Distributed System (ICPADS '01), June 2001.
4. T.-M. Liu, T.-A. Lin, S.-Z. Wang, W.-P. Lee, J.-Y. Yang, K.-C. Hou and C.-Y. Lee, "A 125uW, fully scalable MPEG-2 and H.264/AVC video decoder for mobile applications," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 161-169, Jan. 2007.
5. G. V. Varatkar, N. R. Shanbhag, "Error-Resilient Motion Estimation Architecture," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol. 16, no. 10, pp. 1399-1412, October 2008.
6. I. Chong and A. Ortega, "Dynamic Voltage Scaling Algorithm For Power Constrained Motion Estimation". In Proc. of International Conference on Acoustics, Speech, and Signal Processing (ICASSP07), Hawaii, April 2007
7. H.-C. Kuo, L.-C. Wu, H.-T. Huang, S.-T. Hsu, Y.-L. Lin, "A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, to be published.
8. V. Sze, D. F. Finchelstein, M. E. Sinangil, A. P. Chandrakasan, "A 0.7V 1.8-mW H.264/AVC 720p Video Decoder," IEEE Journal of Solid-State Circuits, vol. 44, no. 11, pp. 2943-2956, Nov. 2009
9. T. A. Lin, T. M. Liu, C. Y. Lee, "A low-power H.264/AVC decoder," IEEE International Symposium on VLSI Design, Automation and Test, pp.283-286, April 2005.
10. ITRS, "The International Technology Roadmap for Semiconductors, " 2005.[Online].Available:http://www.itrs.net/Links/2005ITRS/Home2005.htm
11. http://software.intel.com/en-us/intel-vtune/
12. M. H. Tehranipour, Z. Navabi, and S. M. Falkhrai, "An efficient BIST method for testing of embedded SRAMs," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 5, May 2001, pp. 73-76.
13. A. Agarwal, B. C. Paul, H. Mahmoodi, A. Datta, and K. Roy, "A process-tolerant cache architecture for improved yield in nanoscale technologies," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 1, pp. 27-38, Jan. 2005.
14. A 0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM or Nishikawa, T. et al., "A 60MHz 240mW MPEG-4 Video-Phone LSI with 16Mb Embedded DRAM," ISSCC Digest of Technical Papers, pp.230-231, Feb. 2000.
15. D. F. Finchelstein, V. Sze, A. P. Chandrakasan, "Multicore Processing and Efficient On-Chip Caching for H.264 and Future Video Decoders," IEEE Transactions on Circuits and Systems for Video Technology, vol. 19, no. 11, pp. 1704-1713, Nov. 2009
16. A. K. Djahromi, A. M. Eltawil, F. Kurdahi, and R. K. U. Irvine, "Cross layer error exploitation for aggressive voltage scaling," in Proc. ISQED, 2007, pp. 192-197.
17. I. J. Chang, D. Mohapatra, K. Roy, "A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors," DAC 2009, pp. 670-675
18. F. J. Kurdahi, A. Eltawil, K. Yi, S. Cheng, and A. Khajeh "Low-Power Multimedia System Design by Aggressive Voltage Scaling," IEEE Transactions on Very Large Scale Integration Systems, vol. 18, no. 5, pp. 852-856, May. 2010.
19. J. M. Rabaey, Low Power Design Essentials, Series on Integrated Circuits and Systems, New York, NY: Springer New York, 2009.
20. S. Mukhopadhyay, H. Mahmoodi, K. Roy, "Statistical design and optimization of SRAM cell for yield enhancement", IEEE/ACM International Conference on Computer Aided Design, pp. 10-13, 2004
21. S. R. Nassif, "Modeling and analysis of manufacturing variations," in Proc. Custom Integr. Circuit Conf., San Diego, CA, 2001, pp. 223-228.
22. A. Bhavanagarwala, X. Tang, and J. Meindl, "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," IEEE J. Solid State Circuits, vol. 36, no. 4, pp. 658-665, Apr. 2001.