A new algorithm to determine the magnitudes of dc voltage sources in asymmetric cascaded multilevel converters capable of using charge balance control methods

2010 International Conference on Electrical Machines and Systems, ICEMS2010

Volumn , Issue , 2010, Pages 56-61

  Laali, Sara ^a   Abbaszadeh, Karim ^b,c   Lesani, Hamid ^d  

^a ISLAMIC AZAD UNIVERSITY   (Iran)

^b ISLAMIC AZAD UNIVERSITY   (Iran)

^c K N TOOSI UNIVERSITY OF TECHNOLOGY   (Iran)

^d UNIVERSITY OF TEHRAN   (Iran)

Author keywords

Asymmetric cascaded multilevel converter; Charge balance control methods; Multilevel converter; Symmetric cascaded multilevel converter

Indexed keywords

CASCADED MULTILEVEL CONVERTER; CHARGE BALANCES; DC SOURCES; DC VOLTAGE SOURCES; LOW MAINTENANCE; MAXIMUM OUTPUT; MULTILEVEL CONVERTER; OUTPUT VOLTAGES; PSCAD/EMTDC; SIMULATION RESULT;

ALGORITHMS; ELECTRIC MACHINERY; MAINTENANCE;

CONTROL THEORY;

EID: 78651364796     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. E. Babaei and S. H. Hosseini, "Charge balance control methods for asymmetrical cascade multilevel converters," International Conference on Electrical Machines and Systems, Korea, 2007, pp. 74-79.
2. H. D. Fuches, "Development and implementation of a 1.5MW inverter and active power filter system for the injection of regenerated energy in spoernet traction substation," MSc Thesis, University of Stellenbosch, Stellenbosch, South-Africa, Dec. 2005
3. E. Babaei, "A caccade multilevel converter topology with reduced number of switches," IEEE Trans. Power Electron., Vol. 23, No. 6, pp. 2657-2664, Nov. 2008
4. Z. Du, L. M. Tolbert, and J. N. Chiassen, "Harmonic elimination for multilevel converter with programmed PWM method," IEEE Industry Application Society Annual Meeting, Seattle, Washington, 2004, pp. 2210-2215.
5. E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. Tarafdar Haque and M. Sabahi, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology," Elsevier Journal of Electrical Power System Research, Vol. 77, No. 8, pp. 1073-1085, Jun. 2007.
6. M. L. Tolbert, F. Z. Peng, T. Cunnyngham, and J. N. Chiasson, "Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles," IEEE Trans. Ind. Electron., Vol. 49, No. 5, pp. 1058-1064, Oct. 2002.
7. E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," Elsevier Journal of Energy Conversion and Management, Vol. 50, No. 11, pp. 2761-2767, Nov. 2009.
8. A. K. Al-othman and T. H. Abdelhamid, "Elimination of harmonics in multilevel inverters with non-equal dc source using PSO," Elsevier Journal of Energy Conversion and Management, Vol. 50, pp. 756-764, 2009.
9. M. Manjrekar, T. A. Lipo, "A hybrid multilevel inverter topology for drive application," APEC, 1998, pp. 523-529.
10. A. Rufer, M. Veenstra, A. Gopakumar "Asymmetric multilevel converter for high resolution voltage phasor generation," European Conference on Power Electronics and Applications, Switzerland, 1999.