Performance analysis of AADL models using Real-Time Calculus

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6028 LNCS, Issue , 2010, Pages 227-249

  Sokolsky, Oleg ^a   Chernoguzov, Alexander ^b  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

^b HONEYWELL   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE ANALYSIS; COMPONENT-ORIENTED; HIGH-LEVEL ANALYSIS; PERFORMANCE ANALYSIS; REAL-TIME CALCULUS; TIMING CHARACTERISTICS;

CALCULATIONS; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; NETWORK ARCHITECTURE; REAL TIME SYSTEMS;

SOFTWARE ARCHITECTURE;

EID: 78651288402     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-12566-9_12     Document Type: Conference Paper

References (19)

1. Chakraborty, S., Künzli, S., Thiele, L.: A general framework for analysing system properties in platform-based embedded system designs. In: IEEE Design Automation and Test in Europe (DATE), (March 2003)
2. th IEEE Real-Time Systems Symposium (RTSS 2005), December 2005. pp. 87-98 (2005)
3. de Niz, D., Feiler, P.: On resource allocation in architectural models. In: Proceedings of the 2008 11th IEEE Symposium on Object Oriented Real-Time Distributed Computing (ISORC 2008), May 2008, pp. 291-297 (2008)
4. Feiler, P., Gluch, D., Hudak, J., Lewis, B.: Embedded architecture analysis using SAE AADL. Technical Report CMU/SEI-2004-TN-005, Software Engineering Institute (June 2004)
5. Feiler, P., Lewis, B., Vestal, S.: The SAE AADL standard: A basis for model-based architecture-driven embedded systems engineering. In: Workshop on Model-Driven Embedded Systems (May 2003)
6. Feiler, P., Lewis, B., Vestal, S.: The SAE Architecture Analysis & Design Language (AADL) a standard for engineering performance critical systems. In: IEEE International Symposium on Computer-Aided Control Systems Design (October 2006)
7. Hassl, D.: Advanced concepts in fault tree analysis. In: Proceedings of System Safety Symposium (June 1965)
8. ISA100 Wireless Working Group. Draft standard ISA100.11a. Internal working draft (May 2008)
9. Jahier, E., Halbwachs, N., Raymond, P., Nicollin, X., Lesens, D.: Virtual execution of AADL models via a translation into synchronous programs. In: Proceedings of the 7th International Conference on Embedded software (EMSOFT 2007), October 2007, pp. 134-143 (2007)
10. Le Boudec, J.-Y., Thiran, P.: Network Calculus - A Theory of Deterministic Queuing Systems for the Internet. In: Thiran, P., Le Boudec, J.-Y. (eds.) Network Calculus - A Theory of Deterministic Queuing Systems for the Internet. LNCS, vol. 2050, p. 3. Springer, Heidelberg (2001)
11. Lipari, G., Baruah, S.: Efficient scheduling of real-time multi-task applications in dynamic systems. In: Proc. of IEEE Real-Time Technology and Applications Symposium, pp. 166-175 (May 2000)
12. th IEEE Real-Time Systems Symposium (RTSS 2007), December 2007, pp. 343-352 (2007)
13. SAE International. Architecture Analysis and Design Language (AADL), AS 5506 (November 2004)
14. Sokolsky, O., Lee, I., Clarke, D.: Schedulability analysis of AADL models. In:Workshop on Parallel and Distributed Real-Time Systems (April 2006)
15. Thiele, L., Chakraborty, S., Naedele, M.: Real-time calculus for scheduling hard real-time systems. In: IEEE International Symposium on Circuits and Systems (ISCAS), vol. 4, pp. 101-104 (2000)
16. The open-source toolkit for critical systems (2008), http://www.topcased. org
17. Wandeler, E.: Modular Performance Analysis and Interface-Based Design for Embedded Real-Time Systems. PhD thesis, Swiss Federal Insitute of Technology (2006)
18. Wandeler, E., Thiele, L.: Real-Time Calculus (RTC) Toolbox (2006), http://www.mpa.ethz.ch/Rtctoolbox
19. Wandeler, E., Thiele, L., Verhoef, M., Lieverse, P.: System architecture evaluation using modular performance analysis: a case study. Software Tools for Technology Transfer 8(6), 649-667 (2006)