Towards sustainable exascale computing

Proceedings of the 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC 2010

Volumn , Issue , 2010, Pages 270-275

  Gioiosa, Roberto ^a  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CURRENT TECHNOLOGY; FASTER RATES; HARDWARE MECHANISM; HARDWARE/SOFTWARE; HIGH PERFORMANCE COMPUTING SYSTEMS; NEW TECHNOLOGIES; ORDERS OF MAGNITUDE; PERFORMANCE DEGRADATION; PERFORMANCE PREDICTION; PETAFLOPS; POWER CONSUMPTION; POWER MANAGEMENTS; RESEARCH CHALLENGES; SYSTEM SOFTWARES; TOTAL POWER;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATION THEORY; ENERGY MANAGEMENT; FORECASTING; SUPERCOMPUTERS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 78650941950     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSISOC.2010.5642672     Document Type: Conference Paper

References (34)

1. P. Kogge, K. Bergman, S. Borkar, D. Campbell, W. Carlson, W. Dally, M. Denneau, P. Franzon, W. Harrod, K. Hill, J. Hiller, S. Karp, S. Keckler, D. Klein, R. Lucas, M. Richards, A. Scarpelli, S. Scott, A. Snavely, T. Sterling, R. S. Williams, and K. A. Yelick, "Exascale computing study: Technology challenges in achieving exascale systems," Tech. Rep. DARPA-2008-13, DARPA IPTO, September 2008.
2. "Top500 supercomputing list." http://www.top500.org.
3. Cray Research, Inc., "The Cray-2 Computer System," 1985.
4. "Sandia National Laboratory - ASCI Red." http://www.sandia.gov/ ASCI/Red, 1997.
5. K. J. Barker, K. Davis, A. Hoisie, D. J. Kerbyson, M. Lang, S. Pakin, and J. C. Sancho, "Entering the petaflop era: the architecture and performance of roadrunner," SC Conference, 2008.
6. "Petascale Computing on Jaguar." http://www.nccs.gov/jaguar/, 2009.
7. NCSA, "The Blue Waters Project." http://www.ncsa.illinois.edu/ BlueWaters, 2010.
8. "Green500 supercomputing list." http://www.gren500.org.
9. J. Moreira, M. Brutman, J. Casta nos, T. Engelsiepen, M. Giampapa, T. Gooding, R. Haskin, T. Inglett, D. Lieber, P. Mc-Carthy, M. Mundy, J. Parker, and B. Wallenfelt, "Designing a highly-scalable operating system: the blue gene/l story," in SC '06: Proceedings of the 2006 ACM/IEEE conference on Supercomputing, (New York, NY, USA), ACM, 2006.
10. T. El-Ghazawi and F. Cantonnet, "Upc performance and potential: a npb experimental study," in Supercomputing '02: Proceedings of the 2002 ACM/IEEE conference on Supercomputing, (Los Alamitos, CA, USA), IEEE Computer Society Press, 2002.
11. M. Herlihy and J. E. B. Moss, "Transactional memory: architectural support for lock-free data structures," SIGARCH Comput. Archit. News, vol. 21, no. 2, 1993.
12. L. V. Kale and S. Krishnan, "Charm++: a portable concurrent object oriented system based on c++," SIGPLAN Not., vol. 28, no. 10, 1993.
13. J. E. Stone, D. Gohara, and G. Shi, "Opencl: A parallel programming standard for heterogeneous computing systems," Computing in Science and Engineering, vol. 12, 2010.
14. U.S. Environmental Protection Agency ENERGY STAR Program, "Report to congress on server and data center energy efficiency," Tech. Rep. EPA-2007, U.S. Environmental Protection Agency, August 2007.
15. V. Venkatachalam and M. Franz, "Power reduction techniques for microprocessor systems," ACM Computing Surveys, vol. 237, 2005.
16. Intel, "Intel 64 and ia-32 architectures software developers manual. volume 3a: System programming guide, part 1," 2009.
17. Micron Techology Inc, "Calculating memory system power for ddr3," 2007.
18. E. Pinheiro and R. Bianchini, "Energy conservation techniques for disk array-based servers," in ICS '04: Proceedings of the 18th annual international conference on Supercomputing, (New York, NY, USA), ACM, 2004.
19. Hewlett-Packard, Intel, Microsoft, Phoenix and Toshiba, "Advanced configuration and power interface specification revision 4.0," 2009.
20. V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini, "Dma-aware memory energy management," High-Performance Computer Architecture, International Symposium on, 2006.
21. E. Pinheiro, R. Bianchini, and C. Dubnicki, "Exploiting redundancy to conserve energy in storage systems," SIGMETRICS Perform. Eval. Rev., vol. 34, no. 1, 2006.
22. C.-h. Hsu and W.-c. Feng, "A power-aware run-time system for high-performance computing," in SC '05: Proceedings of the 2005 ACM/IEEE conference on Supercomputing, (Washington, DC, USA), IEEE Computer Society, 2005.
23. M. Y. Lim, V. W. Freeh, and D. K. Lowenthal, "Adaptive, transparent frequency and voltage scaling of communication phases in mpi programs," in SC '06: Proceedings of the 2006 ACM/IEEE conference on Supercomputing, (New York, NY, USA), ACM, 2006.
24. B. Rountree, D. K. Lownenthal, B. R. de Supinski, M. Schulz, V. W. Freeh, and T. Bletsch, "Adagio: making DVS practical for complex HPC applications," in ICS '09: Proceedings of the 23rd international conference on Supercomputing, (New York, NY, USA), ACM, 2009.
25. R. Ge, X. Feng, and K. W. Cameron, "Improvement of power-performance efficiency for high-end computing," in IPDPS '05: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 11, (Washington, DC, USA), IEEE Computer Society, 2005.
26. R. Ge, X. Feng, and K. W. Cameron, "Performance-constrained distributed dvs scheduling for scientific applications on power-aware clusters," in SC '05: Proceedings of the 2005 ACM/IEEE conference on Supercomputing, (Washington, DC, USA), IEEE Computer Society, 2005.
27. H. Jin and R. V. der Wijngaart, "Performance characteristics of the multi-zone nas parallel benchmarks," J. Parallel Distrib. Comput., vol. 66, no. 5, pp. 674-685, 2006.
28. C. Boneti, R. Gioiosa, F. Cazorla, J. Corbalan, J. Labarta, and M. Valero, "Balancing HPC Applications Through Smart Allocation of Resources in MT Processors. ," in International Parallel and Distributed Processing Symposium (IPDPS)., (Miami, USA), April 2008.
29. C. Boneti, R. Gioiosa, F. Cazorla, and M. Valero, "A dynamic scheduler for balancing HPC applications," in SC'08: Proceedings of the 2008 ACM/IEEE conference on Supercomputing, no. 41, Nov. 2008.
30. B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner, "POWER5 system microarchitecture," IBM Journal of Research and Development, vol. 49, no. 4/5, 2005.
31. R. Kalla, B. Sinharoy, and J. Tendler, "IBM POWER5 chip: A dual-core multithreaded processor," IEEE Micro, 2004.
32. H. Le, W. Starke, J. Fields, F. O'Connell, D. Nguyen, B. Ronchetti, W. Sauer, E. Schwarz, and M. T. Vaden, "IBM power6 microarchitecture," IBM Journal of Research and Development, vol. 51, pp. 639-662, 2007.
33. M. Ware, K. Rajamani, M. Floyd, B. Brock, J. Rubio, F. Rawson, and J. Carter, "Architecting for power management: The ibm power7 approach," in High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on, 9-14 2010.
34. D. B. Kirk and W. W. Hwu, Programming massively parallel processors: a hands-on approach. 2010.