QoS scheduling for NoCs: Strict Priority Queueing versus Weighted Round Robin

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2010, Pages 52-59

  Qian, Yue ^a   Lu, Zhonghai ^b   Dou, Qiang ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

^b ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYSIS TECHNIQUES; ANALYTICAL MODEL; APPROACH FLOW; DELAY CONSTRAINTS; END-TO-END DELAY BOUNDS; NETWORK CALCULUS; ON CHIPS; PRIORITY QUEUEING; SCHEDULING TECHNIQUES; SHARED RESOURCES; TRAFFIC FLOW; WEIGHT ALLOCATION; WEIGHTED ROUND ROBINS; WORMHOLE NETWORKS;

ALGORITHMS; MATHEMATICAL MODELS; TELECOMMUNICATION NETWORKS; TRAFFIC SURVEYS;

QUALITY OF SERVICE;

EID: 78650753475     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2010.5647577     Document Type: Conference Paper

References (23)

1. K. Goossens, J. Dielissen, and A. Rǎdulescu, "The Æthereal network on chip: Concepts, architectures, and implementations, " IEEE Design and Test of Computers, vol. 22, no. 5, pp. 21-31, Sept-Oct 2005.
2. Z. Lu and A. Jantsch, "TDM virtual-circuit configuration for networkon- chip, " IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 8, pp. 1021-1034, Aug. 2008.
3. R. R. Dobkin, R. Ginosar, and I. Cidon, "QNoC asynchronous router with dynamic virtual channel allocation, " in Proceedings of the First International Symposium on Networks-on-Chip, 2007.
4. Y. Zhang and P. G. Harrison, "Performance of a priority-weighted round robin mechanism for differentiated service networks, " in Proceedings of 16th International Conference on Computer Communications and Networks, Aug. 2007, pp. 1198-1203.
5. T. Bjerregaard and J. Sparso, "A scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip, " in Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'05), 2005.
6. M. A. A. Faruque, G. Weiss, and J. Henkel, "Bounded arbitration algorithm for QoS-supported on-chip communication, " in Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, 2006, pp. 76-81.
7. S. Balakrishnan and F. Ö zgüner, "A priority-driven flow control mechanism for real-time traffic in multiprocessor networks, " IEEE Transactions on Parallel and Distributed Systems, vol. 9, no. 7, pp. 664-678, July 1998.
8. J. Wang and Y. Levy, "Managing performance using weighted roundrobin, " in Proceedings of the Fifth IEEE Symposium on Computers and Communications, 2000.
9. J.-P. Georges, T. Divoux, and E. Rondeau, "Strict priority versus weighted fair queueing in switched ethernet networks for time critical applications, " in Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium, 2005.
10. C. Li, R. Bettatti, and W. Zhao, "Static priority scheduling for ATM networks, " in Proceedings of the 18th IEEE Real-Time Systems Symposium, Dec. 1997, pp. 264-273.
11. M. Katevenis, S. Sidiropoulos, and C. Courcoubetis, "Weighted roundrobin cell multiplexing in a general-purpose ATM switch chip, " IEEE Journal on Selected Areas in Communications, vol. 9, no. 8, pp. 1265-1279, Oct. 1991.
12. S. Stuijk, T. Basten, M. Geilen, A. H. Ghamarian, and B. Theelen, "Resource-efficient routing and scheduling of time-constrained network-on-chip communication, " in Proceedings of the 9th Euromicro Conference on Digital System Design, Aug. 2006.
13. L.-F. Leung and C.-Y. Tsui, "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems, " in Proceedings of the 43rd annual Design Automation Conference, 2006, pp. 833-838.
14. Z. Shi and A. Burns, "Real-time communication analysis with a priority share policy in on-chip networks, " in Proceedings of the 2009 21st Euromicro Conference on Real-Time Systems, 2009.
15. T. Li, D. Baumberger, and S. Hahn, "Efficient and scalable multiprocessor fair scheduling using distributed weighted round-robin, " in Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, Feb. 2009, pp. 65-74.
16. R. L. Cruz, "A calculus for network delay, part I: Network elements in isolation; part II: Network analysis, " IEEE Transactions on Information Theory, vol. 37, no. 1, January 1991.
17. C.-S. Chang, Performance Guarantees in Communication Networks. Springer-Verlag, 2000.
18. D. Stiliadis and A. Varma, "Latency-rate servers: A general model for analysis of traffic scheduling algorithms, " IEEE/ACM Transactions on Networking, vol. 6, no. 5, pp. 611-624, October 1998.
19. J.-Y. Le Boudec and P. Thiran, Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Number 2050 in LNCS, Springer-Verlag, 2004.
20. L. S. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers, " in Proceedings of the 7th International Symposium on High Performance Computer Architecture (HPCA), 2001.
21. W. J. Dally and C. L. Seitz, "Deadlock free message routing in multiprocessor interconnection networks, " IEEE Transactions on Computers, vol. 36, no. 5, pp. 547-553, May 1987.
22. Y. Qian, Z. Lu, and W. Dou, "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip, " in Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, San Diego, CA, May 2009, pp. 44-53.
23. The discrete event network simulator. On-line, available at http://www.omnetpp.org/.