An attention controlled multi-core architecture for energy efficient object recognition

Signal Processing: Image Communication

Volumn 25, Issue 5, 2010, Pages 363-376

  Kim, Joo Young ^a   Oh, Sejong ^a   Lee, Seungjin ^a   Kim, Minsu ^a   Oh, Jinwook ^a   Yoo, Hoi Jun ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Attention controlled; Energy efficient; Multi core architecture; Object recognition; Visual attention

Indexed keywords

BEHAVIORAL RESEARCH; ENERGY DISSIPATION; ENERGY EFFICIENCY; IMAGE PROCESSING; INTERNET PROTOCOLS; MANAGERS; OBJECT RECOGNITION;

ATTENTION CONTROLLED; ENERGY EFFICIENT; MULTICORE ARCHITECTURES; MULTIPLE PROCESSING CORES; PROPOSED ARCHITECTURES; RECOGNITION SYSTEMS; REGIONS OF INTEREST; VISUAL ATTENTION;

COMPUTER ARCHITECTURE;

EID: 78650524255     PISSN: 09235965     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.image.2010.03.003     Document Type: Article

References (15)

1. A. Abbo, et al., XETAL-II: a 107 GOPS, 600 mW massively-parallel processor for video scene analysis, IEEE ISSCC Dig. Tech. Pap. (February 2007) 270-271.
2. Shorin Kyo, et al., A 100 GOPS in-vehicle vision processor for pre-crash safety systems based on ring connected 128 4-way VLIW processing elements, IEEE Symp. VLSI Circuits (2008) 28-29.
3. D. Kim, et al., An 81.6 GOPS object recognition processor based on NoC and visual image processing memory, IEEE CICC (2007) 443-446.
4. K. Kim, et al., A 125GOPS 583 mW network-on-chip based parallel processor with bio-inspired visual attention engine, Dig. Tech. Pap. IEEE ISSCC (2008) 308-309.
5. J.-Y. Kim, et al., A 201.4GOPS 496 mW real-time multi-object recognition processor with bio-inspired neural perception engine, Dig. Tech. Pap. IEEE ISSCC (2009) 150-151.
6. C. Privitera, L. Stark, Algorithms for deining visual regions-of-interest: comparison with eye ixations, IEEE Trans. Pattern Anal. Mach. Intell. 22 (9) (2000) 970-981.
7. David G. Lowe, Distinctive image features from scale-invariant keypoints, ACM Int. J. Comput. Vision 60 (2) (2004) 91-110.
8. Q. Zhang, et al., SIFT implementation and optimization for multi-core systems, IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2008.
9. S. Lee, et al., The brain mimicking visual attention engine: an 80 × 60 digital cellular neural network for rapid global feature extraction, IEEE Symp. VLSI Circuits (2008) 26-27.
10. L. Itti, et al., A model of saliency-based visual attention for rapid scene analysis, IEEE Trans. Pattern Anal Mach. Intell. 20 (11) (1998).
11. M. Kim, et al., A 22.8GOPS 2.83 mW neuro-fuzzy object detection engine for fast multi-object recognition, IEEE Symp. VLSI Circuits (2009) 260-261.
12. P. Pirsch, N. Demassieux, W. Gehrke, VLSI architectures for video compression-a survey, Proc. IEEE 83 (2) (1995) 220-246.
13. D.O. Hebb, in: The Organization of Behavior, John Wiley & Sons, 1949.
14. J.-Y. Kim, et al., A 60fps 496 mW multi-object recognition processor with workload-aware dynamic power management, ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), pp. 365-370, 2009.
15. B. Kwon, et al., Parallelization of the scale-invariant keypoint detection algorithm for cell broadband engine architecture, IEEE Consum. Commun. Networking Conf. (CCNC) (2008) 1030-1034.