Evaluating regular expression matching engines on network and general purpose processors

ANCS'09: Symposium on Architecture for Networking and Communications Systems

Volumn , Issue , 2009, Pages 30-39

  Becchi, Michela ^a   Wiseman, Charlie ^a   Crowley, Patrick ^a  

^a WASHINGTON UNIVERSITY IN ST LOUIS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMD OPTERON; ARCHITECTURAL FEATURES; DEEP PACKET INSPECTION; DESIGN ALTERNATIVES; GENERAL PURPOSE PROCESSORS; HIGH-PERFORMANCE NETWORKING; MULTI PROCESSOR SYSTEMS; NETWORK PROCESSOR; OPEN NETWORK; PERFORMANCE EVALUATION; REGULAR-EXPRESSION MATCHING; SYSTEM THROUGHPUT; TARGET ARCHITECTURES;

ALGORITHMS; COMPUTER ARCHITECTURE; DATA STRUCTURES;

NETWORK ARCHITECTURE;

EID: 78650484109     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1882486.1882495     Document Type: Conference Paper

References (25)

1. J. E. Hopcroft and J. D. Ullman, "Introduction to Automata Theory, Languages, and Computation," Addison Wesley, 1979.
2. M. Roesch, "Snort: Lightweight Intrusion Detection for Networks," in 13th System Administration Conference, November 1999.
3. Snort: http://www.snort.org.
4. PCRE: http://www.pcre.org.
5. S. Kumar et al, "Algorithms to Accelerate Multiple Regular Expressions Matching for Deep Packet Inspection," in ACM SIGCOMM, September 2006.
6. M. Becchi and P. Crowley, "An Improved Algorithm to Accelerate Regular Expression Evaluation," in ACM/IEEE ANCS 2007.
7. F. Yu et al, "Fast and Memory-Efficient Regular Expression Matching for Deep Packet Inspection," in ANCS 2006.
8. B. Brodie, D. E. Taylor and R. K. Cytron, "A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching," in ISCA 2006.
9. M. Becchi and P. Crowley, "A Hybrid Finite Automaton for Practical Deep Packet Inspection," in ACM CoNEXT 2007.
10. S. Kumar et al, "Curing Regular Expressions Matching Algorithms from Insomnia, Amnesia, and Acalculia," in ACM/IEEE ANCS 2007.
11. R. Smith et al, "Deflating the big bang: Fast and scalable deep packet inspection with extended finite automata," in ACM SIGCOMM, August 2008.
12. L. Tan and T. Sherwood, "A High Throughput String Matching Architecture for Intrusion Detection and Prevention," in ISCA 2005.
13. S. Kumar et al, "HEXA: Compact Data Structures for Faster Packet Processing," in ICNP 2007.
14. R. Sidhu and V. K. Prasanna, "Fast Regular Expression Matching using FPGAs," in FCCM 2001.
15. C. Clark and D. Schimmel, "Efficient reconfigurable logic circuit for matching complex network intrusion detection patterns," in FLP 2003.
16. A. Mitra, W. Nejjar and L. Bhuyan, "Compiling PCRE to FPGA for Accelerating SNORT IDS," in ACM/IEEE ANCS 2007.
17. M. Becchi and P. Crowley, "Efficient Regular Expression Evaluation: Theory to Practice," in ACM/IEEE ANCS 2008.
18. C. Wiseman et al, "A Remotely Accessible Network Processor-Based Router for Network Experimentation," in IEEE/ACM ANCS 2008.
19. M. Becchi, M. Franklin and P. Crowley, "A Workload for Evaluating Deep Packet Inspection Architectures," in IEEE IISWC 2008.
20. M. Becchi, regex-processor: http://regex.wustl.edu.
21. Open Network Lab: http://onl.arl.wustl.edu.
22. Johnson and Kunze, "IXP2400/2800 Programming: The Complete Microengine Coding Guide," Intel Press, 2003.
23. Intel IXP 2xxx Product Line of Network Processors: http://www.intel.com/ design/network/product.
24. Netronome NFP-32XX: http://www.netronome.com/pages/network-flow- processors.
25. Valgrind: http://valgrind.org.