Fair multithreading on packet processors for scalable network virtualization

ANCS 2010 - Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems

Volumn , Issue , 2010, Pages

  Wu, Qiang ^a   Shanbhag, Shashank ^a   Wolf, Tilman ^a  

^a University of Massachusetts Amherst   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

PACKET NETWORKS; SCHEDULING; VIRTUAL REALITY; VIRTUALIZATION; ALGORITHMS; COMPUTER SIMULATION; NETWORK ARCHITECTURE; TELECOMMUNICATION NETWORKS;

EVALUATION RESULTS; NETWORK VIRTUALIZATION; PROCESSING RESOURCES; PROCESSOR SCHEDULING; PROTOTYPE IMPLEMENTATIONS; RESOURCE UTILIZATIONS; SCHEDULING DECISIONS; SUBSTRATE NETWORKS; AT-SPEED; FAIR SHARING; HARDWARE THREADS; INSTRUCTION-LEVEL; LINK BANDWIDTH; MULTI-THREADING; PACKET PROCESSING; PACKET PROCESSORS; PERFORMANCE; PROCESSOR CORES; PROCESSOR SHARING; ROUTER MEMORY; SCALABLE NETWORKS; SIMULATION RESULT; SYSTEM SCALABILITY; VIRTUAL NETWORKS;

MULTITASKING;

EID: 78650474548     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1872007.1872009     Document Type: Conference Paper

References (24)

1. Agarwal, A., Lim, B.-H., Kranz, D., and Kubiatowicz, J. APRIL: a processor architecture for multiprocessing. In Proc. of the 17th Annual International Symposium on Computer Architecture (ISCA) (Seattle, WA, May 1990), pp. 104-114.
2. Anderson, T., Peterson, L., Shenker, S., and Turner, J. Overcoming the Internet impasse through virtualization. Computer 38, 4 (Apr. 2005), 34-41. (Pubitemid 40608424)
3. Anwer, M. B., and Feamster, N. Building a fast, virtualized data plane with programmable hardware. In Proc. of the First ACM SIGCOMM Workshop on Virtualized Infrastructure Systems and Architectures (VISA) (Barcelona, Spain, Aug. 2009), pp. 1-8.
4. Bavier, A., Feamster, N., Huang, M., Peterson, L., and Rexford, J. In VINI veritas: realistic and controlled network experimentation. In SIGCOMM '06: Proceedings of the 2006 Conference on Applications, Technologies, Architectures, and Protocols for Computer Communications (Pisa, Italy, Aug. 2006), pp. 3-14. (Pubitemid 44623711)
5. Cherkasova, L., Gupta, D., and Vahdat, A. Comparison of the three CPU schedulers in Xen. SIGMETRICS Performance Evaluation Review 35, 2 (Sept. 2007), 42-51.
6. Cordella, L. P., Foggia, P., Sansone, C., and Vento, M. An improved algorithm for matching large graphs. In Proc. of 3rd IAPR-TC15 Workshop on Graph-based Representations in Pattern Recognition (Ischia, Italy, May 2001), pp. 149-159.
7. Eatherton, W. The push of network processing to the top of the pyramid. In Keynote Presentation at ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS) (Princeton, NJ, Oct. 2005).
8. Feldmann, A. Internet clean-slate design: what and why? SIGCOMM Computer Communication Review 37, 3 (July 2007), 59-64.
9. Goyal, P., Guo, X., and Vin, H. M. A hierarchical CPU scheduler for multimedia operating systems. ACM SIGOPS Operating Systems Review 30, SI (Oct. 1996), 107-121.
10. Grohoski, G. Niagara2: A highly threaded server-on-a-chip. In Proc. of Symposium on High Performance Chips (HOT CHIPS 18 (Palo Alto, CA, Aug. 2006).
11. Intel Corporation. Intel Second Generation Network Processor, 2005. http://www.intel.com/design/network/products/npfamily/.
12. Liao, G., Guo, D., Bhuyan, L., and King, S. R. Software techniques to improve virtualized i/o performance on multi-core systems. In Proc. of ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS) (San Jose, CA, Nov. 2008), pp. 161-170.
13. Liao, Y., Yin, D., and Gao, L. PdP: parallelizing data plane in virtual network substrate. In Proc. of the First ACM SIGCOMM Workshop on Virtualized Infrastructure Systems and Architectures (VISA) (Barcelona, Spain, Aug. 2009), pp. 9-18.
14. Lischka, J., and Karl, H. A virtual network mapping algorithm based on subgraph isomorphism detection. In Proc. of the First ACM SIGCOMM Workshop on Virtualized Infrastructure Systems and Architectures (VISA) (Barcelona, Spain, Aug. 2009), pp. 81-88.
15. Lockwood, J. W., McKeown, N., Watson, G., Gibb, G., Hartke, P., Naous, J., Raghuraman, R., and Luo, J. NetFPGA-an open platform for gigabit-rate network switching and routing. In MSE '07: Proceedings of the 2007 IEEE International Conference on Microelectronic Systems Education (San Diego, CA, June 2007), pp. 160-161. (Pubitemid 47432629)
16. Ramaswamy, R., Weng, N., and Wolf, T. Analysis of network processing workloads. Journal of Systems Architecture 55, 10 (Oct. 2009), 421-433.
17. Rhoads, S. Plasma - most MIPS I(TM) Opcodes, 2001. http://www.opencores. org/project,plasma.
18. Tullsen, D. M., Eggers, S. J., and Levy, H. M. Simultaneous multithreading: Maximizing on-chip parallelism. In Proc. of 20th International Symposium on Computer Architecture (Santa Margherita Ligure, Italy, June 1995), pp. 278-288.
19. Turner, J. S., Crowley, P., DeHart, J., Freestone, A., Heller, B., Kuhns, F., Kumar, S., Lockwood, J., Lu, J., Wilson, M., Wiseman, C., and Zar, D. Supercharging PlanetLab: a high performance, multi-application, overlay network platform. In SIGCOMM '07: Proceedings of the 2007 conference on Applications, technologies, architectures, and protocols for computer communications (Kyoto, Japan, Aug. 2007), pp. 85-96.
20. Turner, J. S., and Taylor, D. E. Diversifying the Internet. In Proc. of IEEE Global Communications Conference (GLOBECOM) (Saint Louis, MO, Nov. 2005), vol. 2.
21. Wiseman, C., Turner, J., Becchi, M., Crowley, P., DeHart, J., Haitjema, M., James, S., Kuhns, F., Lu, J., Parwatikar, J., Patney, R., Wilson, M., Wong, K., and Zar, D. A remotely accessible network processor-based router for network experimentation. In Proc. of ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS) (San Jose, CA, Nov. 2008), pp. 20-29.
22. Wolf, T. Service-centric end-to-end abstractions in next-generation networks. In Proc. of Fifteenth IEEE International Conference on Computer Communications and Networks (ICCCN) (Arlington, VA, Oct. 2006), pp. 79-86. (Pubitemid 351403361)
23. Wu, Q., Chasaki, D., and Wolf, T. Simplifying data path processing in next-generation routers. In Proc. of ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS) (Princeton, NJ, Oct. 2009).
24. Zegura, E., Calvert, K., and Bhattacharjee, S. How to model an internetwork. In Proc. of the Fifteenth IEEE Conference on Computer Communications (INFOCOM) (San Francisco, CA, Mar. 1996), pp. 594-602.