A 1.8-V 12-bit 250-MS/s 25-mW self-calibrated DAC

ESSCIRC 2010 - 36th European Solid State Circuits Conference

Volumn , Issue , 2010, Pages 222-225

  Chi, Jen Hung ^a   Chu, Shih Hsuan ^a   Tsai, Tsung Heng ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE AREA; CMOS PROCESSS; CURRENT SOURCES; CURRENT STEERING; DATA CONVERTER; DIGITAL-TO-ANALOG; DIGITAL-TO-ANALOG CONVERTERS; INPUT SIGNAL; INTEGRAL NONLINEARITY;

CALIBRATION; CMOS INTEGRATED CIRCUITS;

DIGITAL INTEGRATED CIRCUITS;

EID: 78650352692     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2010.5619889     Document Type: Conference Paper

References (11)

1. A. Van den Bosch, M. Steyaert, and W. Sansen, "SFDR-bandwidth limitations for high-speed high-resolution current-steering CMOS D/A converters," in Proc. IEEE Int. Conf. Electronics, Circuits and Systems (ICECS), Sept. 1999, pp. 1193-1196.
2. A. Van den Bosch, A. F. Borremans, M. Steyaert, and W. Sansen, "A 10-bit 1-GSample/s Nyquist Current-Steering CMOS D/A Converter," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, March 2001.
3. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching Properties of MOS Transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1440, Oct. 1989.
4. J. Bastos, M. Steyaert, and W. Sansen, "A high yield 12-bit 250-MS/s CMOS D/A converter," in Proc. IEEE 1996 Custom Integrated Circuits Conf. (CICC), May 1996, pp. 20.6.1-20.6.4.
5. J. Bastos, A. M. Marques, M. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1959-1969, Dec. 1998.
6. 2 random walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1708-1718, Dec. 1999.
7. 2 CMOS DAC," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1144-1147, July 2001.
8. Y. Cong, R. Geiger, "A 1.5-V 14-bit 100MS/s self-calibrated DAC," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2051-2060, Dec. 2003.
9. Q. Huang, P. A. Francese, C. Martelli, and J. Nielsen, "A 200MS/s 14b 97mW DAC in 0.18□m CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech., Feb. 2004, pp. 364-532.
10. T. Chen, G. Gielen , "A 14-bit 200-MHz current-steering DAC with switching-sequence post-adjustment calibration," IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2386-2394, Nov. 2007.
11. J. Deveugele, M. Steyeart, "A 10-bit 250-MS/s binary-weighted current steering DAC," IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 320-329, Feb. 2006.