A capabilities-aware framework for using computational accelerators in data-intensive computing

Journal of Parallel and Distributed Computing

Volumn 71, Issue 2, 2011, Pages 185-197

  Rafique, M Mustafa ^a   Butt, Ali R ^a   Nikolopoulos, Dimitrios S ^b,c  

^a State University   (United States)

^b INSTITUTE OF COMPUTER SCIENCE   (Greece)

^c UNIVERSITY OF CRETE   (Greece)

Author keywords

Asymmetric multicores; Cloud computing; Data intensive computing; Heterogeneous clusters; MapReduce; Programming accelerators

Indexed keywords

CLOUD COMPUTING; DATA-INTENSIVE COMPUTING; HETEROGENEOUS CLUSTERS; MAP-REDUCE; MULTI-CORES; PROGRAMMING ACCELERATORS;

ACCELERATION; ARTS COMPUTING; PROGRAM PROCESSORS;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 78650318568     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2010.09.004     Document Type: Article

References (45)

1. Amazon, Amazon Elastic Compute Cloud, Amazon EC2. http://www.amazon.com/ b?ie=UTF8&node=201590011.
2. AMD, The industry-changing impact of accelerated computing, 2008.
3. Apache Software Foundation, Hadoop. http://hadoop.apache.org/core/ (May 2007).
4. Astrophysicist replaces supercomputer with eight PlayStation 3s. http://www.wired.com/techbiz/it/news/2007/10/ps3supercomputer.
5. D. Bader, and V. Agarwal FFTC: fastest fourier transform for the IBM cell broadband engine Proc. of the 14th IEEE International Conference on High Performance Computing HiPC Lecture Notes in Computer Science vol. 4873 2007
6. S. Balakrishnan, R. Rajwar, M. Upton, K. Lai, The impact of performance asymmetry in emerging multicore architectures, in: Proc. of the 32nd Annual International Symposium on Computer Architecture, 2005, pp. 506517. (Pubitemid 41543466)
7. K.J. Barker, K. Davis, A. Hoisie, D.J. Kerbyson, M. Lang, S. Pakin, J.C. Sancho, Entering the petaflop era: the architecture and performance of Roadrunner, in: Proc. Supercomputing, 2008.
8. L.A. Barroso, J. Dean, and U. Hlzle Web search for a planet: the google cluster architecture IEEE Micro 23 2 2003 22 28
9. F. Blagojevic, A. Stamatakis, C. Antonopoulos, D. Nikolopoulos, RAxML-CELL: parallel phylogenetic tree construction on the cell broadband engine, in: Proc. of the 21st International Parallel and Distributed Processing Symposium, 2007. (Pubitemid 47428394)
10. G. Buehrer, S. Parthasarathy, The potential of the cell broadband engine for data mining, Tech. Rep. TR-2007-22, Department of Computer Science and Engineering, Ohio State University, 2007.
11. P. Burton, L. Gurrin, and P. Sly Extending the simple Linear Regression model to account for correlated responses: an introduction to generalized estimating equations and multi-level mixed modelling Statistics in Medicine 17 11 1998 1261 1291 (Pubitemid 28274209)
12. T. Chen, R. Raghavan, J.N. Dale, and E. Iwata Cell broadband engine architecture and its first implementationa performance view IBM Journal of Research and Development 51 5 2007 559 572 (Pubitemid 350031355)
13. ClearSpeed Technology, ClearSpeed whitepaper: CSX processor architecture, 2007. URL: http://www.clearspeed.com/docs/resources/ ClearSpeedArchitectureWhitepaperFeb07v2.pdf.
14. Jason Cross, A Dramatic Leap ForwardGeForce 8800 GT. URL: http://www.extremetech.com/article2/0,1697,2209197,00.asp (October 2007).
15. J. Dean, S. Ghemawat, MapReduce: simplified data processing on large clusters, in: Proc. USENIX OSDI 2004, 2004, pp. 137150.
16. M. de Kruijf, K. Sankaralingam, MapReduce for the cell B.E. architecture, Tech. Rep. TR1625, Department of Computer Sciences, The University of Wisconsin-Madison, Madison, WI, 2007.
17. B. Gedik, R. Bordawekar, P.S. Yu, Cellsort: high performance sorting on the cell processor, in: Proc. of the 33rd Very Large Databases Conference, 2007, pp. 12861297.
18. D. Gddeke, R. Strzodka, J. Mohd-Yusof, P. McCormick, S.H.M. Buijssen, M. Grajewski, and S. Turek Exploring weak scalability for FEM calculations on a GPU-enhanced cluster Parallel Computing 33 1011 2007 685 699 (Pubitemid 350051061)
19. GraphStream, Inc., GraphStream scalable computing platform, SCP, 2006. http://www.graphstream.com.
20. A. Guisan, T.C. Edwards, and T. Hastie Generalized linear and generalized additive models in studies of species distributions: setting the scene Ecological Modelling 157 23 2002 89 100 (Pubitemid 35255408)
21. B. He, W. Fang, Q. Luo, N. Govindaraju, T. Wang, Mars: a MapReduce framework on graphics processors, in: Proc. of the 17th IEEE International Conference on Parallel Architectures and Compilation Techniques, Toronto, Canada, 2008.
22. S. Heman, N. Nes, M. Zukowski, P. Boncz, Vectorized data processing on the cell broadband engine, in: Proc. of the Third International Workshop on Data Management on New Hardware, 2007.
23. M. Hill, M. Marty, Amdahl's law in the multi-core era, Tech. Rep. 1593, Department of Computer Sciences, University of Wisconsin-Madison, March 2007.
24. IBM Corp., Cell broadband engine architecture, version 1.02.
25. IBM Corp., Cell broadband engine software development kit 2.1 programmer's guide, version 2.1.
26. Intel, Single-Chip Cloud Computer, 2010. http://techresearch.intel.com/ UserFiles/en-us/File/terascale/SCC-Overview.pdf.
27. J.A. Kahle, M.N. Day, H.P. Hofstee, C.R. Johns, T.R. Maeurer, and D. Shippy Introduction to the cell multiprocessor IBM Journal of Research and Development 49 45 2005 589 604 (Pubitemid 41398407)
28. R. Kumar, K. Farkas, N.P. Jouppi, P. Ranganathan, and D.M. Tullsen Processor power reduction via single-ISA heterogeneous multi-core architectures IEEE Computer Architecture Letters 1 1 2002 5 8
29. R. Kumar, D.M. Tullsen, P. Ranganathan, N.P. Jouppi, and K.I. Farkas Single-ISA heterogeneous multi-core architectures for multithreaded workload performance SIGARCH Computer Architecture News 32 2 2004 64
30. J. Kurzak, A. Buttari, P. Luszczek, and J. Dongarra The PlayStation 3 for high-performance scientific computing Computing in Science and Engineering 10 3 2008 84 87 (Pubitemid 351559443)
31. M.D. Linderman, J.D. Collins, H. Wang, T.H. Meng, Merge: a programming model for heterogeneous multi-core systems, in: Proc. of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems, Seattle, WA, 2008, pp. 287296. (Pubitemid 351585414)
32. Mueller, NC state engineer creates first academic PlayStation 3 computing cluster. http://moss.csc.ncsu.edu/~mueller/cluster/ps3/coe.html.
33. NVIDIA Corporation, NVIDIA CUDA programming guide, November 2007.
34. NVIDIA Corporation, GeForce 9600M GT, 2008. http://www.nvidia.com/object/ productgeforce9600mgtus.html.
35. T.N. Pappas, and N.S. Jayant An adaptive clustering algorithm for image segmentation IEEE Transactions on Signal Processing 40 4 1992 901 914
36. M. Perics, A. Cristal, F. Cazorla, R. Gonzlez, D. Jimnez, M. Valero, A flexible heterogeneous multi-core architecture, in: Proc. of the 16th International Conference on Parallel Architectures and Compilation Techniques, 2007, pp. 1324.
37. F. Petrini, G. Fossum, J. Fernndez, A.L. Varbanescu, M. Kistler, M. Perrone, Multicore surprises: lessons learned from optimizing sweep3d on the cell broadband engine, in: Proc. of the 21st International Parallel and Distributed Processing Symposium, 2007, pp. 110.
38. Adam Pisoni, Skynet. http://skynet.rubyforge.org (April 2008).
39. M.M. Rafique, A.R. Butt, and D.S. Nikolopoulos DMA-based prefetching for I/O-intensive workloads on the cell architecture CF'08: Proceedings of the 2008 Conference on Computing Frontiers 2008 ACM New York, NY, USA 23 32
40. M.M. Rafique, A.R. Butt, D.S. Nikolopoulos, Designing accelerator-based distributed systems for high performance, in: Proc. IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, CCGRID'2010, Melbourne, Australia, 2010.
41. M.M. Rafique, B. Rose, A.R. Butt, and D.S. Nikolopoulos Supporting MapReduce on large-scale asymmetric multi-core clusters SIGOPS Operating Systems Review 43 2 2009 25 34
42. C. Ranger, R. Raghuraman, A. Penmetsa, G. Bradski, and C. Kozyrakis Evaluating MapReduce for multi-core and multiprocessor systems HPCA'07: Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture 2007 IEEE Computer Society Washington, DC, USA 13 24 (Pubitemid 47208148)
43. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan Larrabee: a many-core x86 architecture for visual computing ACM Transactions on Graphics 27 3 2008 1 15
44. H. Wong, A. Bracy, E. Schuchman, T. Aamodt, J. Collins, P. Wang, G. Chinya, A. Groen, H. Jiang, H. Wang, Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor, in: Proc. of the 17th IEEE International Conference on Parallel Architectures and Compilation Techniques, Toronto, Canada, 2008.
45. M. Zaharia, A. Konwinski, A.D. Joseph, Improving mapreduce performance in heterogeneous environments, in: Proc. 8th USENIX OSDI, San Diego, CA, 2008.