Interconnections/micro-networks for integrated microelectronics

GLOBECOM 1992 - Communication for Global Users: IEEE Global Telecommunications Conference

Volumn , Issue , 1992, Pages 180-186

  Tewksbury, S K ^a   Uppuluri, M ^a   Hornak, L A ^a  

^a WEST VIRGINIA UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOCAL AREA NETWORKS; MICROELECTRONICS; MICROPROCESSOR CHIPS; MONOLITHIC INTEGRATED CIRCUITS;

COMMUNICATIONS NETWORKS; DIGITAL SYSTEM; MICROELECTRONIC SYSTEMS; MICRONETWORKS; MULTI CHIP SYSTEM; SCALE OF INTEGRATION; SINGLE CHIPS; SYSTEM ARCHITECTURES;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 78650052726     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/GLOCOM.1992.276496     Document Type: Conference Paper

References (29)

1. S. K. Tewksbury and L. A. Hornak, Communication network issues and high density interconnects in large-scale distributed computing systems, IEEE J. Selected Areas in Communications, vol. 6, p. 587, 1988.
2. S. K. Tewksbury and L. A. Hornak, Future physical environments and concurrent computations, in Concurrent Computations: Algorithms, Architecture and Technology, S. K. Tewksbury, B. W. Dickinson and S. C. Schwartz (Eds), Plenum Press (1988).
3. R. W. Johnson, R. K. F. Teng and J. W. Balde (eds), Multichip Modules, New York: IEEE Press (1991).
4. G. F. Taylor, B. J. Donlan, J. F. McDonald, A. S. Bergendahl and R. H. Steinvorth, The wafertransmission module - wafer scale integration packaging, Proc. IEEE Custom Int. Circuits Conf., pp. 55-58 (1985).
5. K. W. Goosen and R. B. Hammond, Modeling of picosecond pulse propagation in microstrip interconnections on integrated circuits, IEEE Trans. Microwave Theory and Techniques, vol. MTT-37, pp. 469-478 (1989).
6. J. R. Brews, Transmission line models for lossy waveguide interconnections in VLSI, IEEE Trans. Electron Dev., vol. ED-33, pp. 1356-1365 (1986).
7. A. Deutsch et al, High speed signal propagation on lossy transmission lines, IBM J. Res. Develop, vol. 34, pp. 601-615 (1990).
8. O. Palusinski, J. C. Liao, P. E. Teschan, J. L. Prince and F. Quintero, Electrical modeling of interconnections in multilayer packaging structures, IEEE Trans. Components, Hybrids and Manuf. Technol., vol. CHMT-10, pp. 217-223 (1987).
9. V. K. Tripathi and R. J. Bucolo, Analysis and modeling of multilevel parallel and crossing interconnection lines, IEEE Trans. Electron Dev., vol. ED-34, pp. 650-658 (1987).
10. W. M. Loh, S. E. Swirhun, T. A. Schreyer, R. M. Swanson and K. C. Saraswat, Modeling and measurement of contact resistances, IEEE Trans. Electron Dev., vol. ED-34, pp. 512-524 (1987).
11. A. J. Rainal, Performance limits of electrical interconnections to a high-speed chip, IEEE Trans. Components, Hybrids and Manuf. Technol., vol. CHMT- 11, pp. 260-266 (1988).
12. R. H. Caverly, Characteristic impedance of integrated circuit wire bonds, IEEE Trans. Microwave Theory and Techniques, vol. MTT-34, pp. 982-984 (1986).
13. D. Herrell and D. Carey, High-frequency performance of TAB, IEEE Trans. Components, Hybrids and Manuf. Technol., vol. CHMT-10, pp. 199-203 (1987).
14. S. M. Wentworth, D. P. Neikirk and C. R. Brahce, The high-frequency characteristics of tape automated bonding (TAB) interconnects, IEEE Trans. Components, Hybrids and Manuf. Technol., vol. 12, pp. 340-347 (1987).
15. K. C. Saraswat and F. Mohammadi, Effect of scaling of interconnections on the time delay of VLSI circuits, IEEE J. Solid-State Circuits, vol. SC-17, pp. 275-280 (1982).
16. S. N. Shanken, R. Some, and M. Suer, 3-D processor packaging and interconnect, Proc. GOMAC '91, pp. 151-154 (1991).
17. J. Grinberg, G. R. Nudd and R. D. Etchells, A cellular VLSI architecture, IEEE Computer, pp. 69-81 (1984).
18. S. K. Tewksbury, Wafer Level System Integration: Implementation Issues, Kluwer Academic Press (1989).
19. L. A. Hornak and S. K. Tewksbury, On the feasibility of through-wafer optical interconnects for hybrid wafer-scale integrated architectures, IEEE Trans. Electron Dev., vol. ED-34, pp. 1557-1563 (1987).
20. M. R. Feldman, S. C. Esener, C. C. Guest and S. H. Lee, Comparison between optical and electrical interconnects based on power and speed considerations, Applied Optics, vol. 27, pp. 1742-1751 (1988).
21. W. H. Wu, L. A. Bergman, A. R. Johnson, C. C. Guest, S. C. Esener, P. K L. Yu, M. R. Feldman and S. H. Lee, Implementation of optical interconnections for VLSI, IEEE Trans. Electron Dev., vol. ED-34, pp. 706-714 (1987).
22. A. Guha, J. Bristow, C. Sullivan and A. Husain, Optical interconnections for massively parallel architectures, Applied Optics, vol. 29, pp. 1077-1093 (1990).
23. E. E. Frietman, W. V. Nifterick, L. Kekker and T. J. M. Jongeling, Parallel optical interconnects: Implementation of optoelectronics in multiprocessor architectures, Applied Optics, vol. 29, pp. 1161-1177 (1990).
24. R. Kostuk, J. W. Goodman and L. Hesselink, Optical imaging applied to microelectronic chip-to-chip interconnections, Applied Optics, vol. 24, pp. 2851-2858 (1985).
25. D. H. Hartman, Digital high-speed interconnects: A study of the optical alternative, Optical Engineering, vol. 25, pp. 1086-1102 (1986).
26. R. Selvaraj, H. T. Lin and J. F. McDonald, Integrated optical waveguides in polyimide for wafer scale integration, IEEE J. Lightwave Technol., vol. LT-6, pp. 1034-1044 (1988).
27. L. A. Hornak et al, The impact of Polymer Integrated Optics on Silicon Wafer Area Networks, in SPIE vol. 1337, Nonlinear Optical Properties of Organic Materials III, pp. 12-22 (1990).
28. P. J. Ayliffe, J. W. Parker, A. Robinson, Comparison of optical and electrical data interconnections at the board and backplane levels, SPIE vol. 1281: Optical Interconnections and Networks, pp. 2-15 (1990).
29. J. L. Jewell, J. P. Harbison, A. Sherer, Y. H. Lee and L. T. Florez, Vertical-cavity surface-emitting lasers: Design, growth, fabrication, characterization, IEEE J. Quantum Electronics, vol. QE-27, p. 1332 (1991).