Comparing hardware accelerators in scientific applications: A case study

IEEE Transactions on Parallel and Distributed Systems

Volumn 23, Issue 1, 2011, Pages 58-68

  Weber, Rick ^a   Gothandaraman, Akila ^b   Hinde, Robert J ^c   Peterson, Gregory D ^a  

^a University of Tennessee Knoxville   (United States)

^b UNIVERSITY OF PITTSBURGH   (United States)

^c UNIVERSITY OF TENNESSEE   (United States)

Author keywords

Accelerator; computational science; CUDA; FPGA; GPU; multicore; OpenCL

Indexed keywords

ACCELERATOR; COMPUTATIONAL SCIENCE; CUDA; FPGA; GPU; MULTI CORE; OPENCL;

COMPUTER GRAPHICS EQUIPMENT; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PROGRAM PROCESSORS;

ACCELERATION;

EID: 78649831026     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2010.125     Document Type: Article

References (31)

1. ATI Radeon HD 5870 GPU Feature Summary, http://www.amd.com/us/products/ desktop/graphics/ati-radeon-hd-5000/hd-5870/Pages/ati-radeon-hd-5870- specifications.aspx, 2010.
2. S. Wasson, "Intel's Core i7 Processors: Nehalem Arrives with a Splash," http://techreport.com/articles.x/15818, 2010.
3. Nvidia, NVIDIA CUDA Programming Guide 2.3.1, Nvidia, 2009.
4. Khronos Group, The OpenCL Specification Version 1.0, A. Munshi, ed. Khronos Group, 2009.
5. A. Gothandaraman, G. Peterson, G. Warren, R. Hinde, and R. Harrison, "FPGA Acceleration of a Quantum Monte Carlo Application," Parallel Computing, vol. 34, nos. 4/5, pp. 278-291, http://dx.doi.org/10.1016/j.parco. 2008.01.009, May 2008.
6. J.M. Thijssen, Computational Physics. Cambridge Univ. Press, 1999.
7. M. Mascagni and A. Srinivasan, "Algorithm 806: SPRNG: A Scalable Library for Pseudorandom Number Generation," ACM Trans. Math. Software, vol. 26, no. 3, pp. 436-461, 2000.
8. W. Kahan, "Pracniques: Further Remarks on Reducing Truncation Errors," Comm. ACM, vol. 8, no. 1 p. 40, 1965.
9. O.A.R. Rev. Board, OpenMP Application Programming Interface Version 3.0, OpenMP Architecture Rev. Board, 2008.
10. Message Passing Interface, http://www.mcs.anl.gov/research/projects/mpi/, 2010.
11. NVIDIA GeForce 9400m Integrated Graphics Launched, http://laptoping.com/ nvidia-geforce-9400m.html, 2010.
12. Firestream 9170: Industry's First GPU with Double-Precision Floating Point, http://ati.amd.com/products/streamprocessor/specs.html, 2010.
13. V. Volkov and J.W. Demmel, "Benchmarking GPUs to Tune Dense Linear Algebra," Proc. ACM/IEEE Conf. Supercomputing (SC '08), pp. 1-11, 2008.
14. Y. Li, J. Dongarra, and S. Tomov, "A Note on Auto-tuning GEMM for GPUs," Proc. Ninth Int'l Conf. Computational Science (ICCS '09), pp. 884-892, 2009.
15. J. Molemaker, J.M. Cohen, S. Patel, and J. Noh, "Low Viscosity Flow Simulations for Animation," Proc. ACM SIGGRAPH/Euro-graphics Symp. Computer Animation (SCA '08), pp. 9-18, 2008.
16. Nvidia, CUDA Zone - The Resource for CUDA Developers, http://www.nvidia.com/object/cuda-home.html, 2009.
17. A.G. Anderson, W.A. Goddard, III, and P. Schröder, "Quantum Monte Carlo on Graphical Processing Units," Computer Physics Comm., vol. 177, no. 3, pp. 298-306, 2007.
18. Univ. of Stanford, BrookGPU, http://graphics.stanford.edu/projects/ brookgpu/, 2010.
19. ATI, ATI Stream Computing User Guide. ATI, 2009.
20. V. Demchik and A. Strelchenko, "Monte Carlo Simulations on Graphics Processing Units," http://www.citebase.org/abstract?id=oai:arXiv.org:0903. 3053, 2009.
21. Apple - Mac OS X Snow Leopard - Technical Specifications, http://www.apple.com/macosx/specs.html, 2009.
22. First Details on Future Intel Design Codename "Larrabee," http://www.intel.com/pressroom/archive/releases/20080804fact.htm, 2008.
23. IBM, The Cell Project at IBM Research, http://www.research.ibm.com/cell/, 2010.
24. K. Compton and S. Hauck, "Reconfigurable Computing: A Survey of Systems and Software," ACM Computing Surveys, vol. 34, no. 2, pp. 171-210, 2002.
25. J.W. Lockwood, J.S. Turner, and D.E. Taylor, "Field Programmable Port Extender (FPX) for Distributed Routing and Queuing," Proc. ACM/SIGDA Eighth Int'l Symp. Field Programmable Gate Arrays (FPGA '00), pp. 137-144, 2000.
26. J. Sun, G.D. Peterson, and O.O. Storaasli, "High-Performance Mixed-Precision Linear Solver for FPGAs," IEEE Trans. Computers, vol. 57, no. 12, pp. 1614-1623, Dec. 2008.
27. Compare Stratix III and Virtex-5 Core Power Consumption, http://www.fpgacentral.com/fpga-webcast/compare-stratix-iii-and-virtex-5-core- po, 2010.
28. A. Gothandaraman, G.D. Peterson, G.L. Warren, R.J. Hinde, and R.J. Harrison, "A Hardware-Accelerated Quantum Monte Carlo Framework (HAQMC) for N-Body Systems," to be published in Computer Physics Comm., http://www.sciencedirect.com/science/article/B6TJ5-4WNGWBF-3/2/ 0308fb43857a82bf5e41ecd30e19193a, 2009.
29. J.-L. Brelet, Using Block RAM for High Performance Read/Write CAMs, http://www.xilinx.com/support/documentation/application-notes/xapp204.pdf, 2000.
30. ATI, ATI Stream SDK v2.0 Performance and Optimization, http://developer.amd.com/gpu/ATIStreamSDK/assets/ATI-Stream-SDK-Performance- Notes.pdf, 2009.
31. D. Behr, AMD GPU Architecture OpenCL Tutorial, PPAM 2009, http://gpgpu.org/wp/wp-content/uploads/2009/09/E1-OpenCL-Architecture.pdf, 2009.