SARC coherence: Scaling directory cache coherence in performance and power

IEEE Micro

Volumn 30, Issue 5, 2010, Pages 54-65

  Kaxiras, Stefanos ^a   Keramidas, Georgios ^b  

^a UPPSALA UNIVERSITY   (Sweden)

^b INDUSTRIAL SYSTEMS INSTITUTE   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE COHERENCE; COHERENCE PROTOCOL; POWER SCALABILITY; SHARED MEMORIES;

EID: 78649527148     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2010.82     Document Type: Article

References (9)

1. M. Hill, "What is Scalability?" Computer Architecture News, vol. 18, no. 4, 1990, pp. 18-21.
2. J. P. Singh and D. Culler, Parallel Computer Architecture: A Hardware/Software Approach, Morgan-Kaufmann Publishers, 1998.
3. A. Ramirez et al., "The SARC Architecture", IEEE Micro, vol. 30, no. 5, 2010, pp. 16-29.
4. D. Lenoski et al., "The Stanford DASH Multiprocessor", Computer, vol. 25, no. 3, 1992, pp. 63-79.
5. A. R. Lebeck and D. Wood, "Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors", Proc. Int'l Symp. Computer Architecture (ISCA-22), IEEE Press, 1995, pp. 48-59.
6. K. Gharachorloo et al., "Programming for Different Memory Consistency Models", J. Parallel and Distributed Computing, vol. 15, no. 4, 1992, pp. 399-407.
7. M. E. Acacio et al., "Owner Prediction for Accelerating Cache-to-Cache Transfer Misses in a cc-NUMA Architecture", Proc. Int'l Conf. Supercomputing (ICS-02), IEEE Press, 2002, pp. 1-12.
8. S. Kaxiras, G. Keramidas, and I. Oikonomou, "Power-Efficient Scaling of CMP Directory Coherence", Proc. Workshop Programmability Issues for Multi-Core Computers, 2009; available at http://multiprog.ac.upc.edu/ multiprog09/resources/proceedings2009.pdf
9. A. L. Cox and R. J. Fowler, "Adaptive Cache Coherency for Detecting Migratory Shared Data", Proc. Int'l Symp. Computer Architecture (ISCA-20), IEEE Press, 1993, pp. 98-108.