Data dependence analysis of assembly code

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 1998, Pages 340-347

  Amme, Wolfram ^a   Braun, Peter ^a   Zehendner, Eberhard ^a   Thomasset, Francois ^b  

^a FRIEDRICH SCHILLER UNIVERSITY JENA   (Germany)

^b INRIA ROCQUENCOURT   (France)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); HIGH LEVEL LANGUAGES; MEMORY ARCHITECTURE;

ASSEMBLY LANGUAGE; DATA DEPENDENCE; DATA DEPENDENCE ANALYSIS; DEPENDENCE ANALYSIS; MEMORY LOCATIONS; MEMORY OPERATIONS; MEMORY REFERENCES; PARALLELIZING COMPILER;

PARALLEL ARCHITECTURES;

EID: 78649430843     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.1998.727270     Document Type: Conference Paper

References (23)

1. A. V. Aho, R. Sethi, and J. D. Ullman. Compilers: Principles, Techniques, and Tools. Addison-Wesley, Reading, MA, 1988.
2. U. Banerjee. Dependence analysis for supercomputing. Kluwer Academic, Boston, MA, USA, 1988.
3. D. Bernstein and M. Rodeh. Global instruction scheduling for superscalar machines. In Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, pages 241-255, Toronto, Canada, June 1991.
4. G. Böckle. Exploitation of Fine-Grain Parallelism, volume 942 of LNCS. Springer-Verlag, Berlin, Germany, 1995.
5. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadek. An efficient method of computing static single assignment form. In Proceedings of the Sixteenth Annual ACM Symposium on the Principles of Programming Languages, pages 25-35, Austin, Texas, Jan. 1989.
6. S. Davidson, D. Landskov, B. D. Shriver, and P. W. Mallet. Some experiments in local microcode compaction for horizontal machines. IEEE Trans. on Computers, 30(7):460-477, July 1981.
7. S. Debray, R. Muth, and M. Weippert. Alias analysis in executable code. In Proceedings of the Twenty-fifth Annual ACM Symposium on the Principles of Programming Languages, pages 12-24, San Diego, California, 1998.
8. J. R. Ellis. Bulldog: A Compiler for VLIW Architectures. MIT Press, 1985.
9. J. A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Trans. on Computers, 30(7):478-490, July 1981.
10. J. B. Kam and J. D. Ullman. Monotone data flow analysis frameworks. Acta Informatica, 7:305-317, 1977.
11. W. Landi and B. G. Ryder. Pointer-induced aliasing: A problem classification. In Proceedings of the Eighteenth Annual ACM Symposium on the Principles of Programming Languages, pages 93-103, Orlando, Florida, Jan. 1991.
12. J. R. Larus and P. N. Hilfinger. Detecting conflicts between structure accesses. ACM SIGPLAN Notices, 23(7):21-34, July 1988.
13. P. G. Lowney, S. M. Freudenberger, T. J. Karzes, W. D. Lichtenstein, R. P. Nix, J. S. O'Donnell, and J. C. Ruttenberg. The multiflow trace scheduling compiler. The Journal of Supercomputing, 7:51-142, 1993.
14. V. Maslow. Lazy array data-flow dependence analysis. In Proceedings of the Twenty-first Annual ACM Symposium on the Principles of Programming Languages, pages 311-325, 1994.
15. S.-M. Moon and K. Ebcioglu. A study on the number of memory ports in multiple instruction issue machines. In Proc. of the 26th Annual International Symposium on Microarchitecture MICRO-26, pages 49-58, 1993.
16. M. Moudgill, J. H. Moreno, K. Ebcioglu, E. Altman, S. K. Chen, and A. Polyak. Compiler/architecture interaction in a tree-based VLIW processor. In Workshop on Interaction between Compilers and Computer Architectures '97 in conjunction with HPCA-3, San Antonio, TX, Feb. 1997.
17. A. Nicolau. Percolation scheduling: A parallel compilation technique. Technical report, Dep. of Computer Science, Cornell University, 1985.
18. W. Pugh. The Omega test: a fast and practical integer programming algorithm for dependence analysis. Communications of the ACM, 8:102-114, August 1992.
19. E. Rohou, F. Bodin, and A. Seznec. SALTO: System for assembly-language transformation and optimization. In Proc. 6th Workshop on Compilers for Parallel Computers, pages 261-272, Aachen, Dec. 1996.
20. E. Schnarr and J. R. Larus. Instruction scheduling and executable editing. In Proc. of the 29th Annual International Symposium on Microarchitecture MICRO-29, pages 288-297, Paris, France, Dec. 1996.
21. M. D. Tiemann. The GNU instruction scheduler. Technical report, Free Software Foundation, June 1989.
22. D. W. Wall. Limits of instruction-level parallelism. Technical Report 93/6, Digital Western Research Laboratory, 250 University Avenue, Palo Alto, California, 1993.
23. H. Zima and B. Chapman. Supercompilers for parallel and vector computers. Addison-Wesley, Reading, MA, 1991.