Exploiting more parallelism from applications having generalized reductions on GPU architectures

Proceedings - 10th IEEE International Conference on Computer and Information Technology, CIT-2010, 7th IEEE International Conference on Embedded Software and Systems, ICESS-2010, ScalCom-2010

Volumn , Issue , 2010, Pages 1175-1180

  Wu, Xiao Long ^a   Obeid, Nady ^a   Hwu, Wen Mei ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC TRANSFORMATIONS; BENCHMARK APPLICATIONS; CODE STRUCTURE; DATA LOCALITY; DATA-COMMUNICATION; GENERALIZED REDUCTION; GPU ARCHITECTURES; INTERMEDIATE RESULTS; LIMITING FACTORS; MANY-CORE ARCHITECTURE; PARALLELIZATIONS; PARALLELIZING; REDUCTION OPERATION;

BENCHMARKING; EMBEDDED SYSTEMS; INFORMATION TECHNOLOGY;

EMBEDDED SOFTWARE;

EID: 78249259656     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CIT.2010.213     Document Type: Conference Paper

References (15)

1. R. Allen and K. Kennedy "Optimizing Compilers for Modern Architectures, " Morgan Kaufmann Publisher, October 2001.
2. M. Arenaz, J. Tourino, and R. Doallo, "XARK: An Extensible Framework for Automatic Recognition of Computational Kernels, " ACM Transactions on Programming Languages and Systems (TOPLAS), vol. 30, issue 6, 2008.
3. Mark Harris, Shubhabrata Sengupta, and John D. Owens. "Parallel Prefix Sum (Scan) with CUDA". GPU Gems 3, chapter 39, pages 851-876. Addison Wesley, August 2007.
4. th Euromicro Conference on Parallel, Distributed and Network-Based Processing, pp. 244-250, February 2005.
5. M. Gupta, S. Midkiff, E. Schonberg, P. Sweeney, K. Y. Wang, and M. Burke, "PTRAN II - A Compiler for High Performance Fortran, " 4th International Workshop on Compilers for Parallel Computers, 1993.
6. E. Gutiérrez, O. Plata, and E. L. Zapata, "Improving Parallel Irregular Reductions Using Partial Array Expansion, " In Proceedings of the 2001 ACM/IEEE Conference on Supercomputing, 2001.
7. H. Han and C.-W. Tseng, "Improving Compiler and Run-Time Support for Irregular Reductions Using Local Writes, " In Proceedings of the 11th international Workshop on Languages and Compilers For Parallel Computing, August 1998.
8. S. Hiranandani, K. Kennedy, and C.-W. Tseng, "Compiling Fortran D for MIMD Distributed-Memory Machines, " Communications of the ACM, vol. 35, no. 8, pp. 66-80, August 1992.
9. S.-w. Liao, "Parallelizing User-Defined and Implicit Reductions Globally on Multiprocessors, " Lecture Notes in Computer Science, Springer-Verlag. Also in Proceedings of Annual Asia-Pacific Computer Architecture Conference (ACSAC06), Shanghai, PRC, September 2006.
10. B. Lu and J. Mellor-Crummey, "Compiler Optimization of Implicit Reductions for Distributed Memory Multiprocessors, " In Proceedings of the 12th International Parallel Processing Symposium, 1998.
11. Parboil Benchmark Suite, http://impact.crhc.illinois.edu/parboil.php.
12. O. Plata, R. Asenjo, E. Gutierrez, F. Corbera, Angeles Navarro, and Emilio L. Zapata, "On the Parallelization of Irregular and Dynamic Programs, " Parallel Computing, vol. 31, issue 6, pp. 544-562, June 2005.
13. B. Pottenger and R. Eigenmann, "Parallelization in the Presence of Generalized Induction and Reduction Variables, " Technical Report 1396, Univ. of Illinois at Urbana-Champaign, Cntr. for Supercomputing Res. & Dev., January 1995.
14. B. Pottenger and R. Eigenmann, "Idiom Recognition In The Polaris Parallelizing Compiler, " In Proceedings of the 9th International Conference on Supercomputing, 1995.
15. T. Suganuma, H. Komatsu, and T. Nakatani, "Detection and Global Optimization of Reduction Operations for Distributed Parallel Machines, " in Proceedings of the 1996 ACM International Conference on Supercomputing, Philadelphia, PA, May 1996.