Energy aware DAG scheduling on heterogeneous systems

Cluster Computing

Volumn 13, Issue 4, 2010, Pages 373-383

  Baskiyar, Sanjeev ^a   Abdel Kader, Rabab ^b  

^a AUBURN UNIVERSITY   (United States)

^b Port Said University   (Egypt)

Author keywords

Cluster; DAG; Energy aware; Makespan; Scheduling

Indexed keywords

AS GRAPH; AVERAGE ENERGY; CLUSTER; DAG; DAG SCHEDULING; DIRECTED A-CYCLIC TASK GRAPHS; DISTRIBUTED PROCESSOR SYSTEMS; DYNAMIC VOLTAGE SCALING; ENERGY AWARE; ENERGY CONSUMPTION; ENERGY SAVING; FINISH TIME; HETEROGENEOUS PROCESSORS; HETEROGENEOUS SYSTEMS; LOW ENERGIES; MAKESPAN; OPERATING VOLTAGE; PATH SCHEDULING; REAL-WORLD PROBLEM; RUNTIMES; SCALE DOWN; SCHEDULING HEURISTICS; SOFTWARE SIMULATION; TASK DEPENDENCIES; TWIN-OBJECTIVE; WIRELESS SECURITY;

COMPUTER SOFTWARE; EMBEDDED SYSTEMS; ENERGY UTILIZATION; IMAGE PROCESSING; VOLTAGE STABILIZING CIRCUITS;

SCHEDULING ALGORITHMS;

EID: 78249251186     PISSN: 13867857     EISSN: 15737543     Source Type: Journal    
DOI: 10.1007/s10586-009-0119-6     Document Type: Article

References (27)

1. Baskiyar, S.: Scheduling DAGs on message passing m-processors systems. IEICE Trans. Inf. Syst. E-83-D(7), 1497-1507 (2000).
2. Baskiyar, S., Dickinson, C.: Scheduling directed A-cyclic graphs on a bounded set of heterogeneous processors using task duplication. In: Lecture Notes in Computer Science, vol. 2913, pp. 259-267. Springer, Berlin (2003).
3. Chandrakasan, A., Gutnik, V., Xanthopoulos, T.: Data driven signal processing: an approach for energy efficient computing. In: International Symposium on Low Power Electronics and Design, pp. 347-352, Aug. 1996.
4. Cormen, T. H., Leiserson, C. E., Rivest, R. L.: Introduction to Algorithms. MIT, Cambridge (2001).
5. Dongarra, J. J., Walker, D. W.: The quest for petascale computing. IEEE Trans. Comput. Sci. Eng. 3(3), 32-39 (2001).
6. Iverson, M. A., Ozguner, F.: Dynamic competitive scheduling of multiple dags in a distributed heterogeneous environment. In: Proc. of the Workshop on Heterogeneous Processing, pp. 70-78, March 1998.
7. Im, C., Ha, S.: Dynamic voltage scaling for real-time multi-task scheduling using buffers. In: Proc. ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pp. 88-94 (2004).
8. Kwok, Y. K., Ishfaq, A.: Link contention-constrained scheduling and mapping of tasks and messages to a network of heterogeneous processors. In: Proc. of International Conference on Parallel Processing, pp. 551-558, September 1999.
9. Li, K., Kumpf, R., Horton, P., Anderson, T.: A quantitative analysis of disk drive power management in portable computers. In: PTUC. Winter USENIX Conference, pp. 279-292, January 1994.
10. Lu, Y. H., Benini, L., Di Micheli, G.: Low-power task scheduling for multiple devices. In: International Workshop on Hardware/Software Codesign, pp. 39-43, May 2000.
11. Mishra, R., Rastogi, N., Zhu, D., Mossé, D., Melhem, R.: Energy aware scheduling for distributed real-time systems. In: Proc. Int'l Parallel and Distributed Processing Symposium, pp. 9-16, April 2003.
12. Mossé, D., Aydin, H., Childers, B. R., Melhem, R.: Compiler-assisted dynamic power-aware scheduling for real-time applications. In: Proc. Workshop Compiler and OS for Low Power, October 2000.
13. Park, G., Shirazi, B., Marquis, J.: Decisive path scheduling: a new list scheduling method. In: Proceedings of the International Conference on Parallel Processing, pp. 472-480, August 1997.
14. Pruhs, K., Stee, R. V., Uthaisombut, P.: Speed scaling of tasks with precedence constraints. Theory Comput. Syst. 43, 67-80 (2008).
15. Pouwelse, J., Langendoen, K., Sips, H.: Dynamic voltage scaling on a low-power microprocessor. In: Proc. of the 7th Annual International Conference on Mobile Computing and Networking, pp. 251-259, July 2001.
16. Radulescu, A., van Gemund, A. J. C.: Fast and effective task scheduling in heterogeneous systems. In: 9th Heterogeneous Computing Workshop, pp. 229-239, May 2000.
17. Reuter, C., Schwiegershausen, M., Pirsch, P.: Heterogeneous multiprocessor scheduling and allocation using evolutionary algorithms. In: Proc. of the IEEE International Conference on Application-Specific Systems Architecture and Processors, pp. 294-303, July 1997.
18. Shang, L., Peh, L.-S., Jha, N. K.: Dynamic voltage scaling with links for power optimization of interconnection networks. In: Proc. of the 9th International Symposium on High-Performance Computer Architecture, pp. 91-102, February 2003.
19. Shin, D., Lee, S., Kim, J.: Intra-task voltage scheduling for low-energy hard real-time applications. IEEE Des. Test Comput. 18, 20-30 (2001).
20. Tin, M., Seigel, H. J., Antonio, J. K., Li, Y. A.: Minimizing the application execution time through scheduling of subtasks and communication traffic in a heterogeneous computing system. IEEE Trans. Parallel Distrib. Syst. 8(8), 857-870 (1997).
21. http://www. bsac. eecs. berkeley. edu/archive/users/warneke-brett/SmartDust, accessed on February 2006.
22. Topcuoglu, H., Hariri, S., Wu, M. Y.: Task scheduling algorithms for heterogeneous processors. In: Proc. of the 8th Heterogeneous Computing Workshop, pp. 3-14, April 1999.
23. Topcuoglu, H., Hariri, S., Wu, M. Y.: Performance-effective and low complexity task scheduling for heterogonous computing parallel and distributed systems. IEEE Trans. Parallel Distrib. Syst. 13(3) (2002).
24. Wang, L., Siegel, H. J., Rowchowdhury, V. P., Maciejewski, A. A.: Task matching and scheduling in heterogeneous computing environments using a genetic-algorithm-based approach. J. Parallel Distrib. Comput. 47, 8-22 (1997).
25. Wu, M. Y., Gajski, D. D.: Hypertool: a programming aid for message-passing systems. IEEE Trans. Parallel Distrib. Syst. 1(3), 330-343 (1990).
26. Yang, P., Wong, C., Marchal, P., Catthoor, F., Desmet, D., Verkest, D., Lauwereins, R.: Energy-aware runtime scheduling for embedded-multiprocessor SOCs. IEEE Des. Test Comput. 18(5), 46-58 (2001).
27. Zhang, Y., Hu, X., Chen, D.: Task scheduling and voltage selection for energy minimization. In: Design Automation Conference, pp. 183-188, New Orleans, June 2002.