A 10-Bit 1.6-GS/s 27-mW current-steering D/A converter with 550-MHz 54-dB SFDR bandwidth in 130-nm CMOS

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 11, 2010, Pages 2870-2879

  Palmers, Pieter ^a   Steyaert, Michiel S J ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

ACS320; digital to analog converters

Indexed keywords

AUTOMOBILE STEERING EQUIPMENT; BANDWIDTH; CMOS INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; INTEGRATED CIRCUIT DESIGN; LOW POWER ELECTRONICS;

ACS320; CURRENT STEERING DIGITAL-TO-ANALOG CONVERTERS; CURRENT-STEERING D/A CONVERTER; DISTORTION MECHANISMS; LOW POWER IMPLEMENTATION; POWER CONSUMPTION AWARE; SWITCHED CURRENTS; THERMOMETER DECODER;

DIGITAL TO ANALOG CONVERSION;

EID: 78149471241     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2010.2052491     Document Type: Article

References (28)

1. M. J. M. Pelgrom et al, "Matching properties of MOS transistors", IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.
2. M. J. M. Pelgrom, H. P. Tuinhout, and M. Vertregt, "Transistor matching in analog CMOS applications", in IEDM Tech. Dig., 1998, pp. 915-918.
3. P. R. Kinget, "Device mismatch and tradeoffs in the design of analog circuits", IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212-1224, Jun. 2005.
4. J. Wikner and N. Tan, "Modeling of CMOS digital-to-analog converters for telecommunication", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 5, pp. 489-499, May 1999.
5. T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, and Y. Horiba, "An 80-MHz 8-bit CMOS D/A converter", IEEE J. Solid-State Circuits, vol. 21, no. 6, pp. 983-988, Dec. 1986.
6. G. A. M. Van Der Plas et al., "A 14-bit intrinsic accuracy Q2 random walk CMOS DAC", IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1708-1718, Dec. 1999.
7. J. Deveugele et al., "A gradient-error and edge-effect tolerant switching scheme for a high-accuracy DAC", IEEE Trans. Circuits and Syst. I, Reg. Papers, vol. 51, no. 1, pp. 191-195, Jan. 2004.
8. A. Van den Bosch, M. Borremans, J. Vandenbussche, G. Van der Plas, A. Marques, J. Bastos, M. Steyaert, G. Gielen, and W. Sansen, "A 12 bit 200 MHz low glitch CMOS D/A converter", in Proc. IEEE Custom Integr. Circuits Conf., May 11-14, 1998, pp. 249-252.
9. M. Clara et al., "A 1.5V 200MS/s 13b 25mW DAC with randomized nested background calibration in 0.13μm CMOS", in IEEE Solid-State Circuits Conf. Dig. Tech. Papers, 2007, pp. 250-251, 600.
10. D.-H. Lee et al., "Low-cost 14-bit current-steering DAC with a randomized thermometer-coding method", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 2, pp. 137-141, Feb. 2009.
11. A. Van den Bosch, M. Borremans, M. Steyaert, and W. Sansen, "A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter", IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, Mar. 2001.
12. B. Razavi, Principles of Data Conversion System Design. NewYork: Wiley-IEEE Press, 1994, 978-0780310933.
13. A. van den Bosch et al., "SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters", in Proc. IEEE Int. Conf. Electron., Circuits Syst., Sep. 1999, pp. 1193-1196.
14. S. Luschas and H.-S. Lee, "Output impedance requirements for DACs", in Proc. 2003 Int. Symp. Circuits Syst., May 25-28, 2003, vol. 1, pp. I-861-I-864.
15. J. Deveugele and M. Steyaert, "RF DACs: Output impedance and distortion", in Analog Circuit Design. New York: Springer, 2006, p. 4563.
16. Y. Tsividis, Operation and Modeling of the MOS Transistor. London, U. K.: Oxford Univ. Press, 2003.
17. W. Sansen, Analog Design Essentials. New York: Springer, 2006.
18. K. Doris et al, "A 12 b 500 MS/s DAC with >70 dB SFDR up to 120 MHz in 0.18 μ, m CMOS", in IEEE Solid-State Circuits Conf. Dig. Tech. Papers, 2005, pp. 116-117.
19. P. Palmers et al, "A 11 mW 68 dB SFDR 100 MHz bandwidth DS-DAC based on a 5-bit 1 GS/s core in 130 nm", in Proc. 34th Eur. Solid-State Circuits Conf. (ESSCIRC 2008), pp. 214-217.
20. D. Mercer et al, "12-b 125 MSPS CMOS D/A designed for spectral performance", in Proc. IEEE Int. Symp. Low Power Electron. Des., 1996, pp. 243-246.
21. J. Deveugele et al, "A 10-bit 250-MS/s binary-weighted current-steering DAC", IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 320-329, Feb. 2006.
22. D. Mercer, "Low-power approaches to high-speed current-steering digital-to-analog converters in 0.18 μ m CMOS", IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1688-1698, Aug. 2007.
23. T. Chen and G. E. Gielen, "The analysis and improvement of a current-steering DACs dynamic SFDR-I: The cell-dependent delay differences", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 1, pp. 3-15, Jan. 2006.
24. T. Chen and G. E. Gielen, "The analysis and improvement of a current-steering DACs dynamic SFDR-II: The output-dependent delay differences", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 2, pp. 268-279, Feb. 2007.
25. C. H. Lin et al, "A 12 b 2.9 GS/s DAC with IM3 > 60 dB beyond 1 GHz 65 nm CMOS", in IEEE Solid-State Circuits Conf. Dig. Tech. Papers, 2009, pp. 74-75.
26. B. Schafferer et al, "A 3 V CMOS 400 mW 14 b 1.4 GS/s DAC for multi-carrier applications", in Proc. IEEE Solid-State Circuits Conf. 2004, pp. 360-532.
27. D. Giotta et al, "Low-power, 14-bit current steering DAC for ADSL2+/CO applications in 0.13 u CMOS", in Proc 35th Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2004, pp. 163-166.
28. A. Van den Bosch, M. S. J. Steyaert, and W. Sansen, "Solving static and dynamic performance limitations for high-speed D/A converters", in Analog Circuit Design: Scalable Analog Circuit Design, High-Speed D/A Converters, RF Power Amplifiers. Norwell, MA: Kluwer, 2002, pp. 189-210