An efficient simulation algorithm for cache of random replacement policy

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6289 LNCS, Issue , 2010, Pages 144-154

  Zhou, Shuchang ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

Author keywords

Cache memories; Simulation; Stochastic approximation

Indexed keywords

ASSOCIATIVITY; CACHE BEHAVIOR; EFFICIENT SIMULATION; HIT PROBABILITY; LINEAR TIME; MODERN COMPUTER SYSTEMS; PROCESSOR CACHE; REPLACEMENT POLICY; SIMULATION; STOCHASTIC APPROXIMATION; WORK LOADS; RANDOM REPLACEMENTS; STOCHASTIC APPROXIMATIONS;

ALGORITHMS; APPROXIMATION THEORY; PARALLEL ARCHITECTURES; STOCHASTIC SYSTEMS; BUFFER STORAGE; CACHE MEMORY;

CACHE MEMORY; ALGORITHMS;

EID: 78149242606     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-15672-4_13     Document Type: Conference Paper

References (17)

1. Introduction to algorithms. MIT Press, Cambridge (2001)
2. Fang, C., Carr, S., Önder, S., Wang, Z.: Reuse-distance-based miss-rate prediction on a per instruction basis. In: Proceedings of the 2004 Workshop on Memory System Performance MSP 2004, Washington, D.C., June 8, pp. 60-68. ACM, New York (2004)
3. Ding, C., Zhong, Y.: Predicting whole-program locality through reuse distance analysis. In: Proceedings of the ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation, PLDI 2003, San Diego, California, USA, June 9-11, pp. 245-257. ACM, New York (2003)
4. Beyls, K., D'Hollander, E.H.: Reuse Distance-Based Cache Hint Selection. In: Monien, B., Feldmann, R.L. (eds.) Euro-Par 2002. LNCS, vol. 2400, pp. 265-274. Springer, Heidelberg (2002)
5. Bao, Y., Chen, M., Ruan, Y., Liu, L., Fan, J., Yuan, Q., Song, B., Xu, J.: HMTT: a platform independent full-system memory trace monitoring system. In: Proceedings of the 2008 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS 2008, Annapolis, MD, USA, June 2-6, pp. 229-240. ACM, New York (2008)
6. Sweetman, D.: See MIPS Run, 2nd edn. Morgan Kaufmann Publishers, San Francisco (2006) ISBN 0-12088-421-6
7. Sugumar, R.A., Abraham, S.G.: Multi-configuration simulation algorithms for the evaluation of computer architecture designs. Technical report, University of Michigan (1993)
8. Mattson, R.L., Gecsei, J., Slutz, D., Traiger, I.L.: Evaluation techniques for storage hierarchies. IBM System Journal 9(2), 78-117 (1970)
9. Smith, J.E., Goodman, J.R.: A study of instruction cache organizations and replacement policies. SIGARCH Comput. Archit. News 11(3), pp. 132-137 (1983)
10. http://www.netlib.org/linpack/
11. http://www.spec.org
12. Berg, E., Hagersten, E.: Fast data-locality profiling of native execution. SIGMETRICS Perform. Eval. Rev. 33(1), 169-180 (2005)
13. ARM Cortex-R4 processor manual, http://www.arm.com
14. Guo, F., Solihin, Y.: An analytical model for cache replacement policy performance. In: Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS 2006/Performance 2006, Saint Malo, France, June 26-30, pp. 228-239. ACM, New York (2006)
15. Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, HPCA, February 12-16, pp. 340-351. IEEE Computer Society, Washington (2005)
16. Suh, G.E., Devadas, S., Rudolph, L.: Analytical cache models with applications to cache partitioning. In: Proceedings of the 15th International Conference on Supercomputing, ICS 2001, Sorrento, Italy, pp. 1-12. ACM, New York (2001)
17. Agarwal, A., Hennessy, J., Horowitz, M.: An analytical cache model. ACM Trans. Comput. 7(2), 184-215 (1989)