AKULA: A toolset for experimenting and developing thread placement algorithms on multicore systems

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2010, Pages 249-259

  Zhuravlev, Sergey ^a   Blagodurov, Sergey ^a   Fedorova, Alexandra ^a  

^a SIMON FRASER UNIVERSITY   (Canada)

Author keywords

contention aware scheduling; multicore simulation

Indexed keywords

CACHE MEMORY; COMPUTER AIDED SOFTWARE ENGINEERING; MEMORY ARCHITECTURE; PARALLEL ARCHITECTURES; PROGRAM DEBUGGING; SOFTWARE ARCHITECTURE;

CONTENTION-AWARE; MULTI-CORE MACHINES; MULTI-CORE PROCESSOR; MULTICORE ARCHITECTURES; MULTICORE SIMULATIONS; PERFORMANCE DEGRADATION; PLACEMENT ALGORITHM; RESOURCE CONTENTION;

SCHEDULING;

EID: 78149239264     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1854273.1854307     Document Type: Conference Paper

References (25)

1. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The Impact of Performance Asymmetry in Emerging Multicore Architectures. SIGARCH CAN, 33(2):506-517, 2005.
2. M. Becchi and P. Crowley. Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures. In Proc. of Computing Frontiers '06, 2006.
3. J. M. Calandrino, D. P. Baumberger, T. Li, J. C. Young, and S. Hahn. LinSched: The Linux Scheduler Simulator. In ISCA PDCCS, 2008.
4. G. Dhiman, G. Marchetti, and T. Rosing. vGreen: a System for Energy Efficient Computing in Virtualized Environments. In ISLPED, 2009.
5. S. Ghiasi, T. Keller, and F. Rawson. Scheduling for heterogeneous processors in server systems. In CF '05: Proceedings of the 2nd Conference on Computing Frontiers, pages 199-210, 2005.
6. Y. Jiang, X. Shen, J. Chen, and R. Tripathi. Analysis and approximation of optimal co-scheduling on chip multiprocessors. In PACT '08: Proceedings of the 17th international conference on Parallel architectures and compilation techniques, pages 220-229, New York, NY, USA, 2008. ACM.
7. V. Kazempour, A. Kamali, and A. Fedorova. AASH: An Asymmetry-Aware Scheduler for Hypervisors. In Proceedings of ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments (VEE), 2010.
8. R. Knauerhase, P. Brett, B. Hohlt, T. Li, and S. Hahn. Using OS Observations to Improve Performance in Multicore Systems. IEEE Micro, 28(3):54-66, 2008.
9. D. Koufaty, D. Reddy, and S. Hahn. Bias Scheduling in Heterogeneous Multicore Architectures. In Proceedings of the 5th ACM European Conference on Computer Systems (EuroSys), 2010.
10. R. Kumar, D. M. Tullsen, and P. Ranganathan et al. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In Proc. of ISCA '04.
11. T. Li, D. Baumberger, D. A. Koufaty, and S. Hahn. Efficient Operating System Scheduling for Performance-Asymmetric Multi-core Architectures. In SC '07: Proceedings of the 2007 ACM/IEEE conference on Supercomputing, pages 1-11, 2007.
12. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, 35, 2002.
13. A. Merkel, J. Stoess, and F. Bellosa. Resource-conscious Scheduling for Energy E ciency on Multicore Processors. In Proceedings of the 5th ACM European Conference on Computer Systems (EuroSys), 2010.
14. M. Moudgill, P. Bose, and J. H. Moreno. Validation of Turandot, a Fast Processor Model for Microarchitecture Exploration. In IPCCC, pages 451-457, 1999.
15. J. Saez, A. Fedorova, M. Prieto, and H. Vegas. Operating System Support for Mitigating Software Scalability Bottlenecks on Asymmetric Multicore Processors. In Proceedings of the ACM International Conference on Computing Frontiers (CF), 2010.
16. J. Saez, M. Prieto, A. Fedorova, and S. Blagodurov. A Comprehensive Scheduler for Asymmetric Multicore Processors. In Proceedings of the 5th ACM European Conference on Computer Systems (EuroSys), 2010.
17. D. Shelepov, J. C. Saez, and S. Jeffery et al. HASS: a Scheduler for Heterogeneous Multicore Systems. ACM Operating System Review, 43(2), 2009.
18. C. I. Simplescalar, D. Burger, and T. M. Austin. The SimpleScalar Tool Set, Version 2.0. Technical report, 1997.
19. A. Snavely and D. M. Tullsen. Symbiotic Jobscheduling for a Simultaneous Multithreading Processor. In ASPLOS 2000, 2000.
20. R. Teodorescu and J. Torrellas. Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors. In Proc. of ISCA '08, 2008.
21. K. Tian, Y. Jiang, and X. Shen. A study on optimally co-scheduling jobs of different lengths on chip multiprocessors. In CF '09: Proceedings of the 6th ACM conference on Computing frontiers, pages 41-50, New York, NY, USA, 2009. ACM.
22. J. A. Winter and D. H. Albonesi. Scheduling Algorithms for Unpredictably Heterogeneous CMP Architectures. In Proc. of DSN '08, pages 42-51, 2008.
23. X. Zhang, S. Dwarkadas, and K. Shen. Hardware Execution Throttling for Multi-core Resource Management. In USENIX Annual Technical Conference, 2009.
24. S. Zhuravlev and S. Blagodurov. Fast simulations of 1000 core system. In SOSP 2009 Posters and Work In Progress, 2009.
25. S. Zhuravlev, S. Blagodurov, and A. Fedorova. Addressing Contention on Multicore Processors via Scheduling. In ASPLOS, 2010.