Monobit subsampler for digital downconversion in pulse-doppler radar applications

IEEE Transactions on Microwave Theory and Techniques

Volumn 57, Issue 1, 2009, Pages 1036-1043

  Rodenbeck, Christopher T ^a   Ferguson, Adam C ^a   Pankonin, Jeffrey M ^a  

^a SANDIA NATIONAL LABORATORIES   (United States)

Author keywords

Analog digital conversion; Doppler radar; RF integrated circuits (RFICs)

Indexed keywords

ANALOG-DIGITAL CONVERSION; CLOCK-JITTER; DESIGN CONSIDERATIONS; DIGITAL DOWN-CONVERSION; DOPPLER; DYNAMIC RANGE; EXCELLENT PERFORMANCE; INPUT AND OUTPUTS; MEASURED RESULTS; PULSE-DOPPLER RADAR; RF INTEGRATED CIRCUITS; SAMPLING CLOCKS; SUBSAMPLING TECHNIQUES; THEORETICAL PREDICTION;

ANALOG CIRCUITS; DOPPLER EFFECT; DOPPLER RADAR; ELECTRIC CONVERTERS; INTEGRATED CIRCUITS; JITTER; RADAR; RADAR SYSTEMS; SIGNAL TO NOISE RATIO;

DIGITAL INTEGRATED CIRCUITS;

EID: 77958085258     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (20)

1. A. Abidi, "The path to the software-defined radio receiver," IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 954-966, May 2007.
2. W. Namgoong, "A channelized digital ultrawideband receiver," IEEE Trans. Wireless Commun., vol. 2, no. 3, pp. 502-510, May 2003.
3. S. Hoyos, B. M. Sadler, and G. R. Arce, "Monobit digital receivers for ultrawideband communications," IEEE Trans. Wireless Commun., vol. 4, no. 4, pp. 1337-1344, Jul. 2005.
4. J. S. Lee and C. Nguyen, "A low-cost uniplanar sampling down-converter with internal local oscillator, pulse generator, and IF amplifier," IEEE. Trans. Microw. Theory Tech., vol. 49, no. 2, pp. 390-392, Feb. 2001.
5. D. S. K. Pok, C. I. H. Chen, J. J. Schamus, C. T. Montgomery, and J. B. Y. Tsui, "Chip design for monobit receiver," IEEE Trans. Microw. Theory Tech., vol. 45, no. 12, pp. 2283-2295, Dec. 1997.
6. J. B. Y. Tsui and J. P. Stephens Sr, "Digital microwave receiver technology," IEEE Trans. Microw. Theory Tech., vol. 50, no. 3, pp. 669-705, Mar. 2002.
7. D. M. Akos and P. Enge, "GPS software radio," Air Force Res. Lab., Wright-Patterson Air Force Base, OH, AFRL Rep. F49620-01-1-0482, May 2002.
8. D. M. Akos and J. B. Y. Tsui, "Design and implementation of a direct digitization GPS receiver front end," IEEE Trans. Microw. Theory Tech., vol. 44, no. 12, pp. 2334-2339, Dec. 1996.
9. R. G. Vaughan, N. L. Scott, and D. R. White, "The theory of bandpass sampling," IEEE Trans. Signal Process., vol. 39, no. 9, pp. 1973-1984, Sep. 1991.
10. W. Kuhn, N. E. Lay, E. Grigorian, D. Nobbe, I. Kuperman, J. Jeon, K. Wong, Y. Tugnawat, and X. He, "A microtransceiver for UHF proximity links including Mars surface-to-orbit applications," Proc. IEEE, vol. 95, no. 10, pp. 2019-2044, Oct. 2007.
11. M. I. Skolnik, Introduction to Radar Systems, 2nd ed. New York: Mc-Graw-Hill, 1980.
12. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
13. W. B. Davenport, "Signal-to-noise ratios in band-pass limiters," J. Appl. Phys., vol. 24, no. 6, pp. 720-727, Jun. 1953.
14. J. J. Jones, "Hard-limiting of two signals in random noise," IEEE Trans. Inf. Theory, vol. IT-9, no. 1, pp. 34-42, Jan. 1963.
15. J. T. Cordaro, "Hard-limiting an offset signal," IEEE Trans. Aerosp. Electron. Syst., vol. AES-20, no. 5, pp. 533-540, Sep. 1984.
16. M. Shinagawa, Y. Akazawa, and T.Wakimoto, "Jitter analysis of highspeed sampling systems," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 220-224, Feb. 1990.
17. "TQHBT3 process," TriQuint Semiconductor, Hillsboro, OR, 2006.
18. R. J. Baker, CMOS: Circuit Design, Layout, and Simulation, 2nd ed. New York: Wiley, 2008.
19. C. Joosse and D. van Willegen, "Analysis and design of hard limiters for LF and VLF navaid receivers," IEEE IEEE Trans. Aerosp. Electron. Syst., vol. AES-20, no. 3, pp. 267-278, May 1984.
20. M. Abramowitz and I. A. Stegun, Handbook of Mathematical FunctionsWith Formulas, Graphs, and Mathematical Tables. Washington, DC: U.S. Government Printing Office, 1964, pp. 486-486.