Optical fault masking attacks

Fault Diagnosis and Tolerance in Cryptography - Proceedings of the 7th International Workshop, FDTC 2010

Volumn , Issue , 2010, Pages 23-29

  Skorobogatov, Sergei ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

Hardware security; Optical fault attacks; Semi invasive methods; Tamper resistance; Write protection

Indexed keywords

FAULT ATTACK; HARDWARE SECURITY; INVASIVE METHODS; TAMPER RESISTANCE; WRITE PROTECTION;

CRYPTOGRAPHY; DATA REDUCTION; FAULT DETECTION; FAULT TOLERANCE; FLASH MEMORY; MICROCONTROLLERS; NETWORK SECURITY; REVERSE ENGINEERING;

QUALITY ASSURANCE;

EID: 77958084948     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FDTC.2010.18     Document Type: Conference Paper

References (17)

1. R. J. Anderson, M. G. Kuhn, "Low cost attacks on tamper resistant devices", Security Protocols, 5th International Workshop, Paris, France, April 1997
2. D. Boneh, R. A. DeMillo, R. J. Lipton, "On the importance of checking cryptographic protocols for faults", Advances in Cryptology - Eurocrypt 97, LNCS 1233, pp. 37-51
3. S. Skorobogatov, "Semi-invasive attacks - a new approach to hardware security analysis", Technical Report UCAM-CL-TR-630, University of Cambridge, Computer Laboratory, April 2005
4. R. J. Anderson, M. G. Kuhn, "Tamper resistance - a cautionary note", The Second USENIX Workshop on Electronic Commerce, Oakland, California, November 1996
5. S. Skorobogatov, R. Anderson, "Optical fault induction attacks", Cryptographic Hardware and Embedded Systems Workshop (CHES-2002), LNCS 2523, pp. 2-12
6. O. Kömmerling, M. G. Kuhn, "Design principles for tamperresistant smartcard processors", USENIX Workshop on Smartcard Technology, Chicago, Illinois, USA, May 10-11, 1999
7. J.-M. Schmidt, M. Hutter, T. Plos, "Optical fault attacks on AES: a threat in violet", Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), September 2009, Lausanne, Switzerland, pp.13-22
8. S. Skorobogatov, "Optically enhanced position-locked power analysis", Cryptographic Hardware and Embedded Systems Workshop (CHES-2006), LNCS 4249, Springer-Verlag, pp.61-75
9. D. Samyde, S. Skorobogatov, R. Anderson, J.-J. Quisquater, "On a new way to read data from memory", SISW2002 First International IEEE Security in Storage Workshop
10. W. D. Brown, J. E. Brewer, "Nonvolatile semiconductor memory technology: a comprehensive guide to understanding and using NVSM devices", IEEE Press, 1997
11. Microchip PIC16F8x 18-pin Flash/EEPROM 8-Bit Microcontrollers http://ww1.microchip.com/downloads/en/DeviceDoc/30430c.pdf
12. Microchip PIC16F62X Flash-Based 8-Bit CMOS Microcontroller, http://ww1.microchip.com/downloads/en/devicedoc/40300c.pdf
13. Microchip PIC16F627A/628A/648A Flash-Based, 8-Bit CMOS Micro-controllers with nanoWatt Technology, http://ww1.microchip.com/downloads/en/devicedoc/ 40044f.pdf
14. C. Ajluni, "Two new imaging techniques promise to improve IC defect identification", Electronic Design, Vol. 43(14), July 1995, pp. 37-38
15. Texas Instruments MSP430F11x Mixed Signal Microcontroller, http://focus.ti.com/lit/ds/symlink/msp430f112.pdf
16. X. Zhuang, T. Zhang, S. Pande, "HIDE: an infrastructure for efficiently protecting information leakage on the address bus. ASPLOS 2004, pp. 72-84
17. R. Elbaz, L. Torres, G. Sassatelli, P. Guillemin, M. Bardouillet, A. Martinez, "Added redundancy explicit authentication at the block level for parallelized encryption and integrity checking on processor-memory buses", Technical Report, lirmm-00171028, version 1-11 Sep 2007