Applied inference: Case studies in microarchitectural design

Transactions on Architecture and Code Optimization

Volumn 7, Issue 2, 2010, Pages

  Lee, Benjamin C ^a   Brooks, David ^b  

^a DUKE UNIVERSITY   (United States)

^b HARVARD UNIVERSITY   (United States)

Author keywords

Microarchitecture; Regression; Simulation; Statistics

Indexed keywords

CLUSTERING HEURISTICS; COMPREHENSIVE DESIGNS; CORE DESIGN; DESIGN COMPLEXITY; DESIGN EVALUATION; DESIGN SPACE EXPLORATION; EFFICIENT DESIGNS; HETEROGENEOUS MULTICORE; LARGE DESIGNS; MICRO ARCHITECTURES; MICROARCHITECTURAL SIMULATION; OPTIMAL ARCHITECTURE; PARETO FRONTIERS; PARETO-OPTIMAL DESIGN; PIPELINE DEPTH; POWER BUDGETS; REGRESSION; REGRESSION MODEL; SHARED RESOURCES; SIMULATION; SIMULATION PARADIGM; SPATIAL SAMPLING; STATISTICAL INFERENCE; UPPER BOUND;

COMPUTATIONAL EFFICIENCY; COMPUTER SIMULATION; MICROPROCESSOR CHIPS; OPTIMIZATION; REGRESSION ANALYSIS; SAMPLING; SOFTWARE ARCHITECTURE; SPACE RESEARCH;

DESIGN;

EID: 77958078100     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1839667.1839670     Document Type: Article

References (50)

1. ALBONESI, D.,BALASUBRAMONIAN, R.,DROPSHO, S.,DWARKADAS, S., FRIEDMAN, E.,HUANG, M.,KURSUN, V., MAGKLIS, G., ET AL. 2003. Dynamically tuning processor resources with adaptive processing. IEEE Comput. 36, 12, 49-58.
2. AZIZI, O., STEVENSON, J., PATEL, S., AND HOROWITZ, M. 2010. An integrated framework for joint design space exploration of microarchitecture and circuits. In Proceedings of the Conference on Design, Automation and Test in Europe. ACM New York.
3. BROOKS, D., BOSE, P., SCHUSTER, S., JACOBSON, H., KUDVA, P., BUYUKTOSUNOGLU, A., WELLER, J.-D., ZYUBAN, V.,GUPTA,M., AND COOK, P. 2000. Power-awaremicroarchitecture:Design and modeling challenges for next-generation microprocessors. IEEE Micro 20, 6, 26-44. (Pubitemid 32085686)
4. BROOKS, D., BOSE, P., SRINIVASAN, V., GSCHWIND, M., EMMA, P., AND ROSENFIELD, M. 2003. New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors. IBM J. Res. Dev. 47, 5/6, 653-670.
5. CAVAZOS, J. AND O'BOYLE, M. 2006. Method-specific dynamic compilation using logistic regression. In Proceedings of the 21st Annual Conference on Object-Oriented Programming Systems, Languages, and Applications. IEEE, Los Alamitos, CA, 229-240.
6. COOPER, K., SCHIELKE, P., AND SUBRAMANIAN, D. 1999. Optimizing for reduced code space using genetic algorithms. In Proceedings of the Workshop on Languages, Compilers, and Tools for Embedded Systems. ACM, New York, 1-9.
7. DUBACH, C., JONES, T., AND O'BOYLE, M. 2008. Microarchitectural design space exploration using an architecture-centric approach. In Proceedings of the 40th Annual International Symposium on Microarchitecture. IEEE, Los Alamitos, CA, 262-271.
8. DUBEY, P. AND FLYNN, M. 1990. Optimal pipelining. J. Parall. Distrib. Comput. 8, 1, 10-19.
9. EECKHOUT, L. AND H. VANDIERENDONCK, K. D. 2003. Quantifying the impact of input data sets on program behavior and its applications. J. Instruction-Level Parall. 5.
10. EECKHOUT, L.,NUSSBAUM, S., SMITH, J., AND DEBOSSCHERE, K. 2003. Statistical simulation: Adding efficiency to the computer designer's toolbox. IEEE Micro 23, 5, 26-38.
11. EYERMAN, S., EECKHOUT, L., AND DEBOSSCHERE, K. 2006. Efficient design space exploration of high performance embedded out-of-order processors. In Proceedings of the Conference on Design, Automation and Test in Europe. ACM, New York, 351-356.
12. EYERMAN, S., EECKHOUT, L., KARKHANIS, T., AND SMITH, J. 2009. A mechanistic performance modeling for studying resource scaling in out-of-order processors. ACM Trans. Comput. Syst. 27, 2, 1-37.
13. GREEN, P. AND SILVERMAN, B. 1994. Nonparametric Regression and Generalized Linear Models: A Roughness Penalty Approach. Chapman and Hall/CRC, Boca Raton, FL.
14. HARRELL, F. 2001. Regression modeling strategies. Springer-Verlag, New York, NY.
15. HARTSTEIN, A. AND PUZAK, T. 2002. The optimum pipeline depth for a microprocessor. In Proceedings of the 29th Annual International Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 7-13.
16. HENNESSY, J. AND PATTERSON, D. 2003. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, San Francisco, CA.
17. HRISHIKESH, M., FARKAS, K., JOUPPI, N., BURGER, D., KECKLER, S., AND SIVAKUMAR, P. 2002. The optimal logic depth per pipeline stage is 6 to 8 for inverter delays. In Proceedings of the 29th Annual Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 14-24.
18. INTEL CORPORATION. 2001. Desktop performance and optimization for Intel Pentium 4 processor. Intel Corporation White Paper 249438-249501
19. IPEK, E., MCKEE, S., DE SUPINSKI, B., SCHULZ, M., AND CARUANA, R. 2006. Efficiently exploring architectural design spaces via predictive modeling. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems. ACM, New York, 195-206.
20. IYENGAR, V., TREVILLYAN, L., AND BOSE, P. 1996. Representative traces for processor models with infinite cache. In Proceedings of the 2nd Symposium onHigh-Performance Computer Architecture. IEEE, Los Alamitos, CA, 62-72.
21. JOSEPH, P., VASWANI, K., AND THAZHUTHAVEETIL, M. J. 2006a. Construction and use of linear regression models for processor performance analysis. In Proceedings of the 12th Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA, 99-108.
22. JOSEPH, P., VASWANI, K., AND THAZHUTHAVEETIL, M. J. 2006b. A predictive performance model for superscalar processors. In Proceedings of the 39th Annual International Symposium on Microarchitecture. IEEE, Los Alamitos, CA, 161-170.
23. KARKHANIS, T. AND SMITH, J. 2007. Automated design of application specific superscalar processors: An analytical approach. In Proceedings of the 34st Annual Symposium on Computer Architecture. ACM, New York, 402-411.
24. KONGETIRA, P., AINGARAN, K., AND OLUKOTUN, K. 2005. Niagara: A 32-way multithreaded sparc processor. IEEE Micro 25, 2, 21-29.
25. KULKARNI, P.,HINES, S.,WHALLEY, D.,HISER, J.,DAVIDSON, J., AND JONES, D. 2005. Fast and efficient searches for effective optimization-phase sequences. ACM Trans. Archit. Code Optim. 2, 2, 165-198.
26. KUMAR, R., TULLSEN, D., RANGANATHAN, P., JOUPPI, N., AND FARKAS, K. 2004. Single-ISA heterogeneous multicore architectures for multithreaded workload performance. In Proceedings of the 31st Annual International Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 64-75.
27. KUNKEL, S. AND SMITH, J. 1986. Optimal pipelining in supercomputers. In Proceedings of the 13th Annual International Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 404-411.
28. LEE, B. AND BROOKS, D. 2006. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems. ACM, New York, 185-194.
29. LEE, B. AND BROOKS, D. 2008a. Efficiency trends and limits from comprehensive microarchitectural adaptivity. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems. ACM, New York, 36-47.
30. LEE, B. AND BROOKS, D. 2008b. Roughness of microarchitectural design topologies and its implications for optimization. In Proceedings of the 14th Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA, 240-251.
31. LEE, B., BROOKS, D., DE SUPINSKI, B., SCHULZ, M., SINGH, K., AND MCKEE, S. 2007. Methods of inference and learning for performance modeling of parallel applications. In Proceedings of the 12th Symposium on Principles and Practice of Parallel Programming. ACM, New York, 249-258.
32. LEE, B., COLLINS, J., WANG, H., AND BROOKS, D. 2008. CPR: composable performance regression for scalable multiprocessor models. In Proceedings of the 41st International Symposium on Microarchitecture. IEEE, Los Alamitos, CA, 270-281.
33. LIANG, X., LEE, B.,WEI, G.-Y., AND BROOKS, D. 2009. Design and test strategies for microarchitectural post-fabrication tuning. In Proceedings of the 27th International Conference on Computer Design. IEEE, Los Alamitos, CA, 84-90.
34. LOVIN, K., LEE, B., LIANG, X., BROOKS, D., AND WEI, G.-Y. 2009. Empirical performance models for 3T1D memories. In Proceedings of the 27th International Conference on Computer Design. IEEE, Los Alamitos, CA, 398-403.
35. MARKOVIC, D., STOJANOVIC, V., NIKOLIC, B., HOROWITZ, M., AND BRODERSON, R. 2004. Methods for true energy-performance optimization. IEEE J. Solid-State Circuits 39, 8, 1282-1293.
36. MOUDGILL, M.,WELLMAN, J., AND MORENO, J. 1999. Environment for PowerPC microarchitecture exploration. IEEE Micro 19, 3, 9-14.
37. NOONBURG, D. AND SHEN, J. 1994. Theoretical modeling of superscalar processor performance. In Proceedings of the 27th Annual International Symposium on Microarchitecture. ACM, New York, 52-62.
38. NUSSBAUM, S. AND SMITH, J. 2001. Modeling superscalar processors via statistical simulation. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques. IEEE, Los Alamitos, CA, 15-24.
39. OSKIN, M., CHONG, F., AND FARREN, M. 2000. HLS: Combining statistical and symbolic simulation to guide microprocessor designs. In Proceedings of the 27th Annual International Symposium on Computer Architecture. ACM, New York, 71-82.
40. PHANSALKAR, A., JOSHI, A., EECKHOUT, L., AND JOHN, L. 2005. Measuring program similarity: Experiments with SPEC CPU benchmark suites. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. IEEE, Los Alamitos, CA, 10-20.
41. SHERWOOD, T.,PERELMAN, E.,HAMERLY, G., AND CALDER, B. 2002. Automatically characterizing large scale program behavior. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems. ACM, New York, 45-57.
42. SINHAROY, B.,KALLA, R.,TENDLER, J.,EICKEMEYER, R., AND JOYNER, J. 2005. Power5 system microarchitecture. IBM J. Res. Dev. 49, 4/5, 505-521.
43. STONE, C. AND KOO, C. 1986. Additive splines in statistics. In Proceedings of the Statistical Computer Section. ASA, Washington, DC, 45-48.
44. TARJAN, D., THOZIYOR, S., AND JOUPPI, N. 2006. CACTI 4.0. Tech. rep. HPL-2006-2086
45. TRIANTAFYLLIS, S.,VACHARAJANI,M., AND AUGUST,D. 2005. Compiler optimization space exploration. J. Instruction-Level Parall. 7.
46. WUNDERLICH, R.,WENISCH, T.,FALSAFI, B., ANDHOE, J. 2003. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In Proceedings of the 30th Annual International Symposium on Computer Architecture. ACM, New York, 84-97.
47. YI, J.,LILJA, D., AND HAWKINS, D. 2005. Improving computer architecture simulationmethodology by adding statistical rigor. IEEE Comput. 54, 11, 1360-1373.
48. ZYUBAN, V., BROOKS, D., SRINIVASAN, V., GSCHWIND, M., BOSE, P., STRENSKI, P., AND EMMA, P. 2004. Integrated analysis of power and performance for pipelined microprocessors. IEEE Trans. Comput. 53, 8, 1004-1016.
49. ZYUBAN, V. AND KOGGE, P. 2001. Inherently lower-power high-performance superscalar architectures. IEEE Trans. Comput. 50, 3, 268-285.
50. ZYUBAN, V. AND STRENSKI, P. 2003. Balancing hardware intensity inmicroprocessor pipelines. IBM J. Res. Dev. 47, 5/6, 585-598.