Fault-tolerant routing in A PRDT(2,1)-based NoC

ICCET 2010 - 2010 International Conference on Computer Engineering and Technology, Proceedings

Volumn 2, Issue , 2010, Pages

  Xinming, Duan ^a   Xuemei, Sun ^a  

^a TIANJIN POLYTECHNIC UNIVERSITY   (China)

Author keywords

Deadlock free; Fault tolerance; PRDT networks; Routing algorithm

Indexed keywords

DEADLOCK-FREE; FAULT REGION; FAULT TOLERANT ROUTING; FAULT-TOLERANT ROUTING ALGORITHM; FAULTY NODE; NETWORK TOPOLOGY; PRDT NETWORKS; SELF-ADAPTABILITY; VIRTUAL CHANNELS;

ELECTRIC NETWORK TOPOLOGY; NETWORK ARCHITECTURE; QUALITY ASSURANCE; ROUTING ALGORITHMS;

FAULT TOLERANCE;

EID: 77958077995     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCET.2010.5485579     Document Type: Conference Paper

References (14)

1. L. Benini and G.D. Micheli, "Networks on chips: a new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
2. P. Guerrier, A. Greiner, A generic architecture for on-chip packetswitched interconnections, in: Proceedings Design and Test in Europe, March 2000, pp. 250-256.
3. P.P. Pande, C. Grecu, A. Ivanov, R. Saleh, Design of a switch for network on chip applications, in: Proceedings International Symposium on Circuits and Systems (ISCAS), vol. 5, May 2003, pp. 217-220.
4. E. Bolotin, A. Morgenshtein, I. Cidon, R. Ginosar, A. Kolodny, Automatic hardware-efficient SoC integration by QoS network on chip, in: Proceedings IEEE International Conference on Electronics, Circuits and Systems, December 2004, pp. 479-482.
5. Y. Yang, A. Funahashi, A. Jouraku, H. Nishi, H. Amano, and T. Sueyoshi, "Recursive diagonal torus: an interconnection network for massively parallel computers," IEEE Trans. Parallel and Distributed Systems, Jul. 2001, Vol. 12, no. 7, pp. 701-715.
6. Y. Yu, M. Yang, Y. Yang, and Y. Jiang, "A RDT-based interconnection network for scalable NoC designs," Proc. IEEE ITCC, 2005, pp. 729-734.
7. M. Yang, T. Li, Y. Jiang, and Y Yang, "A RDT-based interconnection network for scalable NoC designs," Proc. IEEE ISPAN, 2005, pp. 52-57.
8. Xinming Duan, Yulu Yang, Mei Yang, "Topology and Binary Routing Schemes of A PRDT-Based NoC" Proc. IEEE ITNG, 2007, pp. 920-924
9. W.J. Dally, C.L. Seitz, "Deadlock-free message routing in multiprocessor interconnection networks," IEEE Trans. Computers, vol. 36, no. 5, pp. 547-553, May 1987.
10. Y. M. Boura and C. R. Das, "Fault-tolerant routing in mesh networks," in Proceedings of 1995 International Conference on Parallel Processing, 1995, pp. I-106-I-109.
11. D. H. Linder and J. C. Harden, "An adaptive and fault tolerant wormhole routingstrategy for k-ary n-cubes," IEEE Transactions on Computers, C-40(1), pp. 2-12, Jan. 1991.
12. C. J. Glass and L. M. Ni, "The turn model for adaptive routing," Proceedings of the 19th International Symposium on Computer Architecture, May 1992:278-287.
13. J. Duato, "A new theory of deadlock-free adaptive routing in wormhole networks," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 12, pp. 1320-1331, Sept. 1995.
14. N. Banerjee, P. Vellanki, and K.S. Chatha, "A power and performance model for network-on-chip architectures," Proc. Design Automation and Test in Europe (DATE2004) Conf., Vol. 2, pp. 1250-1255, 2004.