Working towards efficient parallel computing of integral images on multi-core processors

ICCET 2010 - 2010 International Conference on Computer Engineering and Technology, Proceedings

Volumn 2, Issue , 2010, Pages

  Zhang, Nan ^a  

^a XI AN JIAOTONG LIVERPOOL UNIVERSITY   (China)

Author keywords

Image processing; Integral image; Multi core computing; Parallel processing

Indexed keywords

INTEGRAL IMAGE; INTEGRAL IMAGES; L2 CACHE; MICRO ARCHITECTURES; MULTI-CORE COMPUTING; MULTI-CORE PROCESSOR; MULTITHREADED; PARALLEL COMPUTING; PARALLEL PROCESSING; SUITABLE SOLUTIONS; SYSTEM BUS;

CACHE MEMORY; IMAGE PROCESSING; IMAGING SYSTEMS; PARALLEL ALGORITHMS; PARALLEL ARCHITECTURES;

MICROPROCESSOR CHIPS;

EID: 77958073290     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCET.2010.5485338     Document Type: Conference Paper

References (13)

1. F. C. Crow, "Summed-area Tables for Texture Mapping," in Proceedings of the 11th Annual Conference on Computer Graphics and Interactive Techniques. ACM, 1984, pp. 207-212.
2. P. Viola and M. Jones, "Rapid Object Detection using a Boosted Cascade of Simple Features," in Proceedings of the 2001 IEEE Computer Society Conference on Computer Vision and Pattern Recognition, Vol. 1, 2001, pp. 511-518.
3. P. Viola, M. J. Jones, and D. Snow, "Detecting Pedestrians Using Patterns of Motion and Appearance," in Proceedings of the 9th International Conference on Computer Vision (ICCV'03), 2003, pp. 734-741.
4. H. Bay, A. Ess, T. Tuytelaars, and L. V. Gool, "Speeded-Up Robust Features (SURF)," Computer Vision and Image Understanding (CVIU), vol. 110, no. 3, pp. 346-359, 2008.
5. D. G. Lowe, "Distinctive Image Features from Scale-Invariant Keypoints," International Journal of Computer Vision, vol. 60, no. 2, pp. 91-110, Nov. 2004.
6. B. Kisačanin, "Integral Image Optimizations for Embedded Vision Applications," in Proceedings of the 2008 IEEE Southwest Symposium on Image Analysis and Interpretation, Mar. 2008, pp. 181-184.
7. C. Messom and A. Barczak, "Stream Processing of Integral Images for Real-Time Object Detection," in Proceedings of the 9th International Conference on Parallel and Distributed Computing, Applications and Technologies, Dec. 2008, pp. 405-412.
8. T. B. Terriberry, L. M. French, and J. Helmsen, "GPU Accelerating Speeded-Up Robust Features," in Proceedings of the 4th International Symposium on 3D Data Processing, Visualization and Transmission, Jun. 2008.
9. R. E. Bryant and D. R. O'Hallaron, Computer Systems: A Programmer's Perspective. Prentice Hall, 2002, ch. 9, p. 671.
10. Intel 64 and IA-32 Architectures Software Developer's Manual Volumn 1: Basic Architecture, Intel Corporation, Jun. 2009.
11. G. E. Blelloch, "Prefix Sums and Their Applications," Carnegie Mellon University, Tech. Rep., 1990.
12. S. Sengupta, A. E. Lefohn, and J. D. Owens, "A Work-Efficient Step-Efficient Prefix Sum Algorithm," in Proceedings of the 2006 Workshop on Edge Computing Using New Commodity Architectures, May 2006, pp. D-26-27.
13. A. Grama, G. Karypis, V. Kumar, and A. Gupta, Introduction to Parallel Computing, 2nd ed. Addison Wesley, Jan. 2003, ch. 2, p. 21.