메뉴 건너뛰기




Volumn , Issue , 2010, Pages 117-122

HERQULES: System level cross-layer design exploration for efficient energy-quality trade-offs

Author keywords

Energy efficient systems; Optimal design criteria; Voltage scaling

Indexed keywords

CIRCUIT LEVELS; CROSS-LAYER DESIGN; DESIGN ABSTRACTIONS; DESIGN CRITERION; DESIGN OPTION; DESIGN SOLUTIONS; ENERGY EFFICIENT SYSTEMS; ENERGY SAVING; ENERGY-DELAY; LEAST ENERGY; OPTIMAL DESIGN; QUALITY DESIGN; QUANTITATIVE RELATIONS; SUB-BLOCKS; SYSTEM DESIGN PROCESS; SYSTEM LEVELS; SYSTEMATIC EXPLORATION; VOLTAGE-SCALING; WIRELESS RECEIVERS;

EID: 77957956591     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1840845.1840871     Document Type: Conference Paper
Times cited : (14)

References (13)
  • 2
    • 77957938118 scopus 로고    scopus 로고
    • Unified methodology for resolving power performance tradeoffs at the microarchitectural and circuit levels
    • V. Zyuban, et al., "Unified methodology for resolving power performance tradeoffs at the microarchitectural and circuit levels", IEEE ISLPED, 2002.
    • (2002) IEEE ISLPED
    • Zyuban, V.1
  • 3
    • 77957951814 scopus 로고    scopus 로고
    • Energy optimization of pipelined digital systems using circuit sizing and supply scaling
    • H. Q. Dao et al., "Energy optimization of pipelined digital systems using circuit sizing and supply scaling", IEEE TVLSI, 2006.
    • (2006) IEEE TVLSI
    • Dao, H.Q.1
  • 4
    • 77957935851 scopus 로고    scopus 로고
    • Methods for true energy-performance optimization
    • D. Marcovic, et al., "Methods for True Energy-Performance Optimization", IEEE JSSC, 2004.
    • (2004) IEEE JSSC
    • Marcovic, D.1
  • 6
    • 77957941404 scopus 로고    scopus 로고
    • Design methodology to trade-off power, output quality and error resiliency: Application to color interpolation filtering
    • G. Karakonstantis, et al., "Design methodology to trade-off power, output quality and error resiliency: application to color interpolation filtering", IEEE ICCAD, 2007.
    • (2007) IEEE ICCAD
    • Karakonstantis, G.1
  • 7
    • 74749096233 scopus 로고    scopus 로고
    • Low power variation tolerant DCT architecture
    • N. Banerjee et al., "Low Power Variation Tolerant DCT Architecture", IEEE DATE, 2007.
    • (2007) IEEE DATE
    • Banerjee, N.1
  • 8
    • 77957964182 scopus 로고    scopus 로고
    • Reliable low-power digital signal processing via reduced precision redundancy
    • B. Shim,et al., "Reliable low-power digital signal processing via reduced precision redundancy", IEEE TVLSI, 2004.
    • (2004) IEEE TVLSI
    • Shim, B.1
  • 9
    • 77957965008 scopus 로고    scopus 로고
    • Energy scalable system design
    • A. Sinha et al., "Energy Scalable System Design", IEEE TVLSI, 2002.
    • (2002) IEEE TVLSI
    • Sinha, A.1
  • 10
    • 77957932797 scopus 로고    scopus 로고
    • Adaptive signal scaling driven critical path modulation for low power baseband OFDM processors
    • M. Nisar,et al. "Adaptive Signal Scaling Driven Critical Path Modulation for Low Power Baseband OFDM Processors", IEEE VLSID, 2008.
    • (2008) IEEE VLSID
    • Nisar, M.1
  • 12
    • 0012110872 scopus 로고    scopus 로고
    • ARMLIBS 90nm, www.arm.com
    • Design Compiler, www.synopsys.com, ARMLIBS 90nm, www.arm.com.
    • Design Compiler


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.