Energy-efficient pipelines

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2002, Pages 23-33

  Teifel, John ^a   Fang, David ^a   Biermann, David ^a   Kelly, Clint ^a   Manohar, Rajit ^a  

^a Department of Obstetrics Gynecology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY EFFICIENCY;

ASYNCHRONOUS PIPELINE; ENERGY EFFICIENT; ENERGY OVERHEADS; ENERGY-TIME; MAXIMIZE THROUGHPUT; MAXIMUM THROUGHPUT; MINIMUM ENERGY; PIPELINE STRUCTURE; VLSI ARCHITECTURE;

PIPELINES;

EID: 77957946266     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. S. M. Burns and A. J. Martin. Performance analysis and optimization of asynchronous circuits. In Carlo H. Sequin, editor, Advanced Research in VLSI: Proceedings of the 1991 UC Santa Cruz Conference, pp. 71-86, 1991.
2. A. P. Chadrakasan, S. Sheng, R. W. Brodersen. Low Power CMOS Digital Design. Journal of Solid-State Circuits, V27, N4, pp 473-484, April 1992.
3. M. Horowitz, T. Indermaur, and R. Gonzalez. Low-Power Digital Design. Symposium on Low Power Electronics, 1994.
4. A. M. Lines. Pipelined Asynchronous Circuits. M.S. Thesis, California Institute of Technology, 1996.
5. R. Manohar and A. J. Martin. Slack Elasticity in Concurrent Computing. Proceedings of the Fourth International Conference on the Mathematics of Program Construction, Lecture Notes in Computer Science 1422, pp. 272-285, Springer-Verlag 1998.
6. R. Manohar, M. Nystrom, and A. J. Martin. Precise Exceptions in Asynchronous Processors. Proceedings of the 19th Conference on Advanced Research in VLSI, March 2001.
7. R. Manohar. Width-Adaptive Data Word Architectures. Proceedings of the 19th Conference on Advanced Research in VLSI, Salt Lake City, Utah, March 2001.
8. R. Manohar and M. Nystrom. Implications of Voltage Scaling in Asynchronous Architectures. Cornell Computer Systems Lab Technical Report CSL-TR-2001-1013, April 2001.
9. A. J. Martin. Compiling Communicating Processes into Delay-insensitive VLSI circuits. Distributed Computing, 1(4), 1986.
10. A. J. Martin, A. Lines, R. Manohar, M. Nyström, P. Penzes, R. Southworth, U. V. Cummings, and T.K. Lee. The Design of an Asynchronous MIPS R3000. Proceedings of the 17th Conference on Advanced Research in VLSI, September 1997.
11. A. J. Martin. Towards an Energy Complexity of Computation. Information Processing Letters. V77, pp 181-187, 2001.
12. K. Nowka, P. Hofstee, G. Carpenter. Accurate power efficiency metrics and their application to voltage scalable CMOS VLSI design. Preprint.
13. J. Teifel, D. Fang, D. Biermann, C. Kelly, and R. Manohar. The Derivation of Energy-Efficient Pipelines. Cornell Computer Systems Laboratory Technical Report CSL-TR-2001-1015, October 2001.
14. J. A. Tierno. An Energy-Complexity model for VLSI computations. Ph.D. thesis, California Institute of Technology, 1995.
15. T. E. Williams. Self-Timed Rings and their Application to Division. Ph.D. thesis, Stanford University, May 1991.