Two-phase asynchronous wave-pipelines and their application to a 2D-DCT

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 1999, Pages 219-228

  Hauck, O ^a   Garg, M ^a   Huss, S A ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS WAVES; BASIC STRUCTURE; CMOS PROCESSS; DISTRIBUTED ARITHMETIC; PIPELINE DESIGN; REQUEST SIGNALS; SYNCHRONOUS PARADIGM; THROUGHPUT RATE; VLSI SYSTEM;

CMOS INTEGRATED CIRCUITS; PIPELINES;

VLSI CIRCUITS;

EID: 77957943170     PISSN: 15228681     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1999.761536     Document Type: Conference Paper

References (15)

1. D. W. Dobberpuhl, "Circuits and Technology for Digital's StrongARM™ and ALPHA Microprocessors," Proceedings 17th Conference on Advanced Research in VLSI, pp. 2-11, Sep. 1997.
2. S. Anderson, J. Earle, R. Goldschmidt, and D. Powers, "The IBM system/360 model 91 floating point execution unit," IBM Journal of Research and Development, vol. 11, pp. 34-53, Jan. 1967.
3. L. W. Cotten, "Maximum-rate pipeline systems," AFIPS Proceedings Spring Joint Computer Conference, vol. 34, Mont-vale, NJ: AFIPS Press, pp. 581-586, May 1969.
4. R. Heald et al., "64-KByte Sum-Addressed-Memory Cache with 1.6-ns Cycle and 2.6-ns Latency," IEEE Journal of Solid-Stale Circuits, vol. 33, no. 11, pp. 1682-1689, Nov. 1998.
5. W. P. Burleson, M. Ciesielski, F. Klass, and W. Liu, "Wave- Pipelining: A Tutorial and Research Survey," IEEE Transactions on VLSI, vol. 6, no. 3, pp. 464-474, Sep. 1998.
6. C. Gray, W. Liu, and R. Cavin, Wave Pipelining: Theory and CMOS Implementation, Kluwer, 1994.
7. K. J. Nowka, High-Performance CMOS System Design Using Wave Pipelining, PhD Thesis, Computer Systems Laboratory, Stanford University, Aug. 1995.
8. O. Hauck and S. A. Huss, "Asynchronous Wave Pipelines for High Throughput Datapaths," Proceedings 5th IEEE International Conference on Electronics, Circuits and Systems, pp. 283-286, Sep. 1998.
9. O. Hauck, M. Garg, and S. A. Huss, "Efficient and Safe Asynchronous Wave-Pipeline Architectures for Datapath and Control Unit Applications," Proceedings Ninth Great Lakes Symposium on VLSI, March 1999.
10. D. Kearney and N. Bergmann, "Performance Evaluation of Asynchronous Logic Pipelines with Data Dependant Processing Delays," Second Working Conf. on Asynchronous Design Methodologies, pp. 4-13, May 1995.
11. O. Hauck, H. Sauerwein, and S. A. Huss, "Asynchronous VLSI Architectures for Huffman Codecs," Proceedings IEEE ISCAS, June 1998.
12. K.-Y. Khoo and A. N. Willson, Jr., "Single-Transistor Transparent-Latch Clocking," Proceedings 16th Conference on Advanced Research in VLSI, pp. 331-341, March 1995.
13. M.-T. Sun, T.-C. Chen, and A. M. Gottlieb, "VLSI Implementation of a 16 × 16 Discrete Cosine Transform," IEEE Transactions on Circuits and Systems, vol. 36, no. 4, pp. 610-617, April 1989.
14. R. Smith, K. Fant, D. Parker, R. Stephani, and C.-V. Wang, "An Asynchronous 2-D Discrete Cosine Transform Chip," Proceedings ASYNC'98, pp. 224-233, April 1998.
15. D. Johnson, V. Akella, and B. Stott, "Micropipelined Asynchronous Discrete Cosine Transform (DCT/IDCT) Processor," IEEE Transactions on VLSI, vol. 6, no. 4, pp. 731-740, Dec. 1998.