A low-voltage fourth-order cascade delta - Sigma modulator in 0.18-μm CMOS

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 9, 2010, Pages 2450-2461

  Kuo, Chien Hung ^a   Shi, Deng Yao ^a   Chang, Kang Shuo ^b  

^a NATIONAL TAIWAN NORMAL UNIVERSITY   (Taiwan)

^b Prolific Technology Inc ^*  (Taiwan)

Author keywords

Analog to digital converter; deltasigma modulator; double sampling; low voltage; switched operational amplifier (SOP)

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CLOCKS; CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION; ELECTRIC POWER UTILIZATION; INTEGRATED CIRCUIT DESIGN; OPERATIONAL AMPLIFIERS; SAMPLING; SIGNAL TO NOISE RATIO;

ANALOG TO DIGITAL CONVERTERS; DELTA SIGMA MODULATOR; DOUBLE SAMPLING; LOW VOLTAGES; SWITCHED OPERATIONAL AMPLIFIERS;

MODULATORS;

EID: 77957753939     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2010.2046231     Document Type: Article

References (30)

1. G. Ahn, D. Chang, M. Brown, N. Ozaki, H. Youra, K. Hamashita, K. Takasuka, G. Temes, and U. K. Moon, "0.6-V 82-dB delta-sigma audio ADC using switched- RC integrators," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2398-2407, Dec. 2005.
2. S. Rabii and B. A. Wooley, The Design of Low-Voltage, Low-Power Sigma-Delta Modulator. Norwell, MA: Kluwer, 1999.
3. M. Keskin, U. Moon, and G. C. Temes, "A 1-V 10-MHz clock rate 13-bit CMOS ΔΣ modulator using unity-gain-reset opamps," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 817-824, Jul. 2002.
4. Y. Chae, I. Lee, and G. Han, "A 0.7V 36 μW 85dB-DR audio ΔΣ modulator using class-C inverter," in Proc. ISSCC, Feb. 2008, pp. 490-491.
5. M. Steyaert, J. Crols, and S. Gogaert, "Switched-opamp, a technique for realizing full CMOS switched-capacitor filters at very low voltages," in Proc. ESSCIRC, 1993, pp. 178-181.
6. V. Peluso, P. Vancorenland, A. Marques, M. Steyaert, and W. Sansen, "A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1887-1897, Dec. 1998.
7. J. Sauerbrey, T. Tille, D. S. Landsiedel, and R. Thewes, "A 0.7-V MOSFET-only switches-opamp ΔΣ modulator in standard digital CMOS technology," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1662-1669, Dec. 2002.
8. V. S. L. Cheung, H. C. Luong, M. Chan, and W. H. Ki, "A 1-V 3.5-mW CMOS switched-opamp quadrature IF circuitry for Bluetooth receivers," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 805-816, May 2003.
9. R. Khoini-Poorfard and D. A. Johns, "Time-interleaved oversampling convertors," Electron. Lett., vol. 29, no. 19, pp. 1673-1674, Sep. 16, 1993.
10. K. Lee, J. Chae, M. Aniya, K. Hamashita, K. Takasuka, S. Takeuchi, and G. C. Temes, "A noise-coupled time-interleaved delta-sigma ADC with 4.2 MHz bandwidth, -98 dB THD, and 79 dB SNDR," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2601-2612, Dec. 2008.
11. P. Rombouts, J. Raman, and L. Weyten, "An approach to tackle quantization noise folding in double-sampling sigma-delta modulation A/D converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 4, pp. 157-163, Apr. 2003.
12. S. Pamarti, "A theoretical study of the quantization noise in split delta-sigma ADCs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 5, pp. 1267-1278, Jan. 2008.
13. J. McNeill, M. C. W. Coln, and B. J. Larivee, "Split-ADC: Architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2437-2445, Dec. 2005.
14. V. S. L. Cheung, H. C. Luong, and W. H. Ki, "A 1-V 10.7-MHz switched-opamp bandpass ΔΣ modulator using double-sampling finite-gain-compensation technique," IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 1215-1225, Oct. 2002.
15. C. H. Kuo and S. I. Liu, "A 1-V 10.7-MHz fourth-order bandpass ΔΣ modulators using two switched opamps," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2041-2045, Nov. 2004.
16. J. Goes, B. Vaz, R. Monteiro, and N. Paulino, "A 0.9 V ΔΣ modulator with 80 dB SNDR and 83 dB DR using a single-phase technique," in Proc. ISSCC, Feb. 2006, pp. 74-75.
17. V. S. L. Cheung, H. C. Luong, and W. H. Ki, "A 1-V CMOS switched-opamp switched-capacitor pseudo-2-path filter," IEEE J. Solid-State Circuits, vol. 36, no. 1, pp. 14-22, Jan. 2001.
18. C. H. Kuo, S. C. Chen, and K. S. Chang, "A 91 dB SOP-based low-voltage low-distortion fourth-order 2-2 cascaded delta-sigma modulator," in Proc. IASTED Int. Circuits, Signals Syst., Nov. 2006, pp. 199-204.
19. P.J. Hurst and W.J. Mclntyre, "Double sampling in switched-capacitor delta-sigma A/D converters," in Proc. IEEE Int. Symp. Circuits Syst., 1990, pp. 902-905.
20. J. Silva, U. Moon, J. Steensgaard, and G. C. Temes, "Wideband low-distortion delta-sigma ADC topology," Electron. Lett., vol. 37, no. 12, pp. 737-738, Jun. 2001.
21. R. Schreier and G. C. Temes, Understanding Delta - Sigma Data Converters. New York: Wiley, 2004.
22. L. Yao, M. S. J. Steyaert, and W. Sansen, "A 1-V 140- μW 88-dB audio sigma-delta modulator in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1809-1818, Nov. 2004.
23. S. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation. New York: IEEE Press, 1996.
24. S. Brigati, F. Francesconi, P. Malcovati, D. Tonietto, A. Baschirotto, and F. Maloberti, "Modeling sigma-delta modulator non-idealities in Simulink," in Proc. IEEE Int. Symp. Circuits Syst., May 1999, pp. 384-387.
25. R. del Rio, J. M. de la Rosa, B. Pérez-Verdú, M. Delgado-Restituto, R. Dominguez-Castro, F. Medeiro, and A. Rodriguez- Vázquez, "Highly linear 2.5-V CMOS ΔΣ modulator for ADSL +," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 47-62, Jan. 2004.
26. T. Christen, T. Burger, and Q. Huang, "A 0.13 μm CMOS EDGE/UMTS/ WLAN tri-mode ΔΣ ADC with -92 dB THD," in Proc. ISSCC, Feb. 2007, pp. 240-241.
27. M. Dessouky and A. Kaiser, "A 1 V 1 mW digital-audio modulator with 88 dB dynamic range using local switch bootstrapping," in Proc. IEEE CICC, 2000, pp. 13-16.
28. K. P. Pun, S. Chatterjee, and P. R. Kinget, "A 0.5-V 74-dB SNDR 25-kHz continuous-time delta-sigma modulator with a return-to-open DAC," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 496-507, Mar. 2007.
29. J. Ron, S. Byun, Y. Choi, H. Roh, Y. G. Kim, and J. K. Kwon, "A 0.9-V 60- μW 1-bit fourth-order delta-sigma modulator with 83-dB dynamic range," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 361-370, Feb. 2008.
30. J. Wang, T. Matsuoka, and K. Taniguchi, "A 0.5 V feedforward delta-sigma modulator with inverter-based integrator," in Proc. ESSCIRC, 2009, pp. 328-331.