Low power issues in a digital programmable artificial retina

Proceedings - IEEE Alessandro Volta Memorial Workshop on Low-Power Design, VOLTA 1999

Volumn , Issue , 1999, Pages 153-161

  Paillet, F ^a   Mercier, D ^a   Bernard, T M ^b   Senn, E ^a  

^a GIP   (France)

^b ENSTA PARISTECH   (France)

Author keywords

artificial retina; low power; robot vision; SIMD; smart sensor; VLSI

Indexed keywords

COMPUTER VISION; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POWER UTILIZATION; SMART SENSORS; THRESHOLD VOLTAGE;

ARTIFICIAL RETINAS; DEVICE TEMPERATURE; GEOMETRICAL CONSTRAINTS; HIGH RESOLUTION SENSORS; LOW POWER; PROCESSOR DOMAINS; SIMD; VLSI;

PIXELS;

EID: 77956802497     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPD.1999.750416     Document Type: Conference Paper

References (15)

1. B. Ackland. Camera on a chip. In Proc. IEEE Int. Solid-State Circuit Conference, pages 22-25, San Francisco, California, February 1996.
2. T. M. Bernard, B. Y. Zavidovique, and F. J. Devos. A programmable artificial retina. IEEE Journal of Solid-State Circuits, 28(7):789-798, July 1993.
3. L. O. Chua and L. Yang. Cellular neural networks: Theory and applications. IEEE Trans. on Circuits and Systems, 35(10):1257-1290, October 1988.
4. J.-E. Eklund, C. Svensson, and A. Astrom. VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept. IEEE Transactions on VLSI Systems, 4(3):322-335, September 1996.
5. F. Faggin and C. Mead. VLSI implementation of neural networks. In S. F. Zornetzer, J. L. Davis, and C. Lau, editors, An Introduction to Neural and Electronic Networks, pages 275-292. Academic Press, 1990.
6. M. Gibertoni and A. Zorat. A smart image sensor for computer vision. pages 277-280, 1991. Proc. IEEE ESSCIRC'91.
7. P. Kinget and M. Steyaert. Analog VLSI integration of massive parallel signal processing systems. Kluwer Academic Publisher, Norwell (MA), ISBN 0-7923-9823-8, 1997.
8. C. Koch and H. Li, editors. Vision chips, Implementing Vision Algorithms with Analog VLSI Circuits. IEEE Computer Society Press, 1995.
9. T. Komuro, I. Ishii, and M. Ishikawa. Vision chip architecture using general-purpose processing elements for 1ms vision system. In C. Weems, editor, Proc. Workshop on Computer Architecture for Machine Perception, pages 276-279, Boston, MA, USA, October 1997. IEEE Computer Society Press.
10. C. Mead. Analog VLSI and Neural Systems. Addison Wesley, Reading, MA, 1989.
11. S. Mendis, S. E. Kemeny, and E. R. Fossum. CMOS active pixel image sensor. IEEE Transactions on Electron Devices, 41(3):452-453, March 1994.
12. G. Meynants, B. Dierickx, and D. Scheffer. CMOS active pixel image sensor with CCD performance. In T. M. Bernard, editor, Proc. SPIE, Vol. 3410, Advanced Focal Plane Arrays and Electronic Cameras, Zurich, Switzerland, May 1998.
13. A. Moini. Vision chips or seeing silicon. Technical report, Center for High Performance Integrated Technologies an Systems, University of Adelaide, SA 5005, Australia, March 1997.
14. R. Nguyen, D. Mercier, A. Jullian, and T. M. Bernard. Hardware-software aspects of shift-register based NEWS networks for the focal plane. In C. Weems, editor, Proc. Workshop on Computer Architecture for Machine Perception, pages 84-93, Boston, MA, USA, October 1997. IEEE Computer Society Press.
15. F. Paillet, D. Mercier, and T. M. Bernard. Making the most of 15k lambda2 silicon area for a digital retina PE. In T. M. Bernard, editor, Proc. SPIE, Vol. 3410, Advanced Focal Plane Arrays and Electronic Cameras, Zurich, Switzerland, May 1998.