PLC-statecharts: An approach to integrate UML-statecharts in open-loop control engineering

IEEE International Conference on Industrial Informatics (INDIN)

Volumn , Issue , 2010, Pages 915-920

  Witsch, Daniel ^a   Ricken, Maria ^a   Kormann, Benjamin ^a   Vogel Heuser, Birgit ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EMPIRICAL STUDIES; OPEN LOOP CONTROL; STATECHARTS; VISUAL PROGRAMMING LANGUAGES;

COMPUTER PROGRAMMING;

INFORMATION SCIENCE;

EID: 77956566053     PISSN: 19354576     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INDIN.2010.5549619     Document Type: Conference Paper

References (19)

1. Object Management Group: Unified Modeling Language (OMG UML), Superstructure, V2.2, http://www.omg.org/docs/formal/09-02-02.pdf.
2. International Electrical Commission, IEC 61131 Programmable Controllers - Part 3: Programming Languages.
3. B. Vogel-Heuser (ed.), Automation & Embedded Systems- Effizienzsteigerung im Engineering, Kassel: Kassel University Press, 2009.
4. D. Witsch, B. Vogel-Heuser, "Close integration between UML and IEC 61131-3: New possibilities through object-oriented extensions", in Proc. of ETFA 2009 - 14th IEEE International Conference on Emerging Technologies and Factory Automation, Palma de Mallorca, Spain, 21.-26.09.2009.
5. G. Frey "Design and formal Analysis of Petri Net based Logic Control Algorithms", Dissertation University of Kaiserslautern, Germany, 2002.
6. D. Harel, "Statechart: A visual formalism for complex systems", in Science of Computer Programming, vol. 8, 1987, pp. 231-274.
7. M. von der Beeck, "A structured operational semantics for UML-statecharts", in Software and Systems Modeling, vol. 1, no. 2, Heidelberg/Berlin: Springer, 2002, pp. 130-141.
8. H. Dierks, Specification and verification of polling real-time systems, PHd-Thesis University of Oldenbourg, Germany.
9. H. Dierks "Comparing Model-Checking and logical reasoning for real-time systems", in Formal Aspects of Computing, vol. 2, issue 2, London: Springer, 2004, pp. 104-12.
10. S. Krzysztof, "Translatable Finite State Time Machine", in SDL 2007: Design for Dependable Systems, vol. 4745, Heidelberg/Berlin: Springer, 2007, pp. 117-132.
11. P. Krcal, L. Mokrushin, P.S. Thiagarajan, W. Yi, "Timed vs. Time Triggered Automata, in P. Gardner, N. Yoshida (eds.) CONCUR 2004, LNCS, vol. 3170, Heidelberg: Springer 2004, pp. 340-354.
12. D.K. Kaynar, N.A. Lynch, R. Segala, F.W. Vaandrager, "The Theory of Timed I/O Automata", in Synthesis Lecture on Computer Science, 2006.
13. International Electrical Commission, IEC 61499 - Function blocks for industrial-process measurement and control systems, 2000.
14. J. Bengtsson, W. Yi, "Timed Automata: Semantics, Algorithms and Tools", in Lecture Notes on Concurrency and Petri Nets, W. Reisig, G. Rozenberg (eds.), vol. 3098, Heidelberg/Berlin: Springer, 2004, pp. 87-124.
15. www.uppaal.com.
16. nd ed., Boston: Addison-Wesley, 2005.
17. W. J. Dzidek, E. Arisholm, L.C. Briand, "Realisitc Empirical Evaluation of the Costs and Benefits of UML in Software Maintenance", IEEE Transactions on software engineering, vol. 34, no. 3, pp. 407-431, May/June 2008.
18. D. N. Ramos-Hernandez, P. J. Flemming, J. M. Bass, "A novel object-oriented environment for distributed process control systems", vol. 13, no. 2, Oxford: Elsevier, 2005, pp. 213-230.
19. G. Costain, A. Srinivasan, "A Modeling Methodology for Empirically Studying User Behavior: The Case of UML Diagram Usage" Proceedings of EMMSA, 2008.