A discrete-time dynamic K-winners-take-all neural circuit

Neurocomputing

Volumn 72, Issue 13-15, 2009, Pages 3191-3202

  Tymoshchuk, Pavlo V ^a  

^a LVIV POLYTECHNIC NATIONAL UNIVERSITY   (Ukraine)

Author keywords

Discrete time mathematical model; Dynamic shift; Functional block scheme; Hard limiting neuron; K winners take all neural circuit

Indexed keywords

HARDWARE; NEURONS; SIGNAL PROCESSING; TIMING CIRCUITS;

DISCRETE TIME; DISCRETE TIME DYNAMICS; DYNAMIC SHIFT; FUNCTIONAL BLOCK; HARDWARE IMPLEMENTATIONS; ORDER PRESERVING; SUPERVISORY CIRCUITS; TAKE-ALL;

ELECTRIC NETWORK ANALYSIS;

ARTICLE; ARTIFICIAL NEURAL NETWORK; CLASSIFICATION ALGORITHM; K WINNERS TAKE ALL NEURAL CIRCUIT; MATHEMATICAL COMPUTING; MATHEMATICAL MODEL; POSITIVE FEEDBACK; PRIORITY JOURNAL; SIGNAL PROCESSING; STATISTICAL DISTRIBUTION; TIME SERIES ANALYSIS; VELOCITY;

EID: 77956342769     PISSN: 09252312     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.neucom.2009.03.001     Document Type: Article

References (20)

1. L.N. Bihn, H.C. Chong, A neural-network contention controller for packet switching networks, IEEE Transactions on Neural Networks 6 (1995) 1402-1410.
2. B.D. Calvert, C.A. Marinov, Another K-winners-take-all analog neural network, IEEE Transactions on Neural Networks 4 (2000) 829-838.
3. A. Cichocki, R. Unbehauen, Neural Networks for Optimization and Signal Processing, Wiley, New York, 1993.
4. H.A. David, Order Statistics, second ed., Wiley, New York, 1980.
5. J.J. Hopfield, Neurons with graded response have collective computational properties like those of two-state neurons, in: Proceedings of the National Academy of Sciences, vol. 81, USA, 1984, pp. 3088-3092.
6. X. Hu, J. Wang, An improved dual neural network for solving a class of quadratic programming problems and its k-winners-take-all application, IEEE Transactions on Neural Networks 19 (2008) 2022-2031.
7. T.M. Kwon, M. Zervakis, A parallel sorting network without comparators: a neural-network approach, in: Proceedings of International Joint Conference on Neural Networks, vol. 1, 1992, pp. 701-706.
8. R.P. Lippmann, B. Gold, M.L. Malpass, A comparison of Hamming and Hopfield neural nets for pattern classification, MIT Lincoln Laboratory Technical Report TR-769, 1987, pp. 1-37.
9. S. Liu, J. Wang, A simplified dual neural network for quadratic programming with its KWTA application, IEEE Transactions on Neural Networks 17 (2006) 1500-1510
10. E. Majani, R. Erlanson, Y. Abu-Mostafa, On the K-winners-take-all network, in: D.S. Touretzky (Ed.), Advances in Neural Information Processing Sysems, vol. 1, Kaufmann, San Mateo, 1989, pp. 634-642.
11. C.A. Marinov, B.D. Calvert, Performance analysis for a K-winners-take-all analog neural network: basic theory, IEEE Transactions on Neural Networks 14 (2003) 766-780.
12. C.A. Marinov, J.J. Hopfield, Stable computational dynamics for a class of circuits with 0(N) interconnections capable of KWTA and rank extractions, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 52 (2005) 949-959.
13. R. Perfetti, On the robust design of k-winners-take-all networks, IEEE Transactions on Circuits and Systems II: Analog and Digit. Sign. Process CAS-42 (1995) 55-58.
14. S.K. Persidskii,. Problem of absolute stability, Automation and Remote Control 12 (1969) 1889-1895.
15. P. Tymoshchuk, E. Kaszkurewicz, A winner-take-all circuit using neural networks as building blocks, Neurocomputing 64 (2005) 375-396.
16. K. Urahama, T. Nagao, K-winner-take-all circuit with 0(n) complexity, IEEE Transactions on Neural Networks 6 (1995) 776-778.
17. W.J. Wolfe, D. Mathis, C. Anderson, J. Rothman, M. Gotler, G. Bragy, R. Walker, G. Duane, G. Alaghband, K-winner networks, IEEE Transactions on Neural Networks 2 (1991) 310-315.
18. J.F. Yang, C.M. Chen, A dynamic K-winners-take-all neural network, IEEE Transactions on Systems, Man and Cybernetics 27 (1997) 523-526.
19. J. C. Yen, S. Chang, A new first-k-winners neural network, in: Proceedings of the ISANN, 1997, D-01-D-06.
20. J.C. Yen, J.I. Guo, H.-C. Chen, A new k-winners-take all neural network and its array architecture, IEEE Transactions on Neural Networks 9 (1998) 901-912.