The aethereal network on chip after ten years: Goals, evolution, lessons, and future

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 306-311

  Goossens, Kees ^a   Hansson, Andreas ^b  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

Circuit switching; Network on chip; Rate control

Indexed keywords

CIRCUIT SWITCHING; COST ANALYSIS; FUTURE DIRECTIONS; NETWORK ON CHIP; RATE CONTROLS;

COST ACCOUNTING;

COMPUTER AIDED DESIGN;

EID: 77956202439     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837353     Document Type: Conference Paper

References (16)

1. B. Akesson, et al. Composable resource sharing based on latency-rate servers. In DSD, 2009.
2. T. Bjerregaard, et al. Scheduling discipline for latency and bandwidth guarantees in asynchronous NOC. In ASYNC, 2005.
3. L. P. Carloni, et al. NOCs in emerging interconnect paradigms: Advantages and challenges. In NOCS, 2009.
4. T. Felicijan, et al. Asynchronous TDMA networks on chip. Technical Note 2004/00801, Philips Research, Jan. 2004.
5. K. Goossens, et al. Interconnect and memory organization in SOCs for advanced set-top boxes and TV. In Interconnect Centric Design for Advanced SoC and NoC. Kluwer, 2004.
6. A. Hansson, et al. CoMPSoC: A template for composable and predictable multi-processor system on chips. TODAES, 2009.
7. A. Hansson, et al. Avoiding message-dependent deadlock in network-based systems on chip. VLSI Design, May 2007. Hindawi
8. A. Hansson, et al. aelite: A flit-synchronous network on chip with composable and predictable services. In DATE, 2009.
9. H. Kopetz. Real-Time Systems: Design Principles for Distributed Embedded Applications. Kluwer, 1997.
10. M. Millberg, et al. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In DATE, 2004.
11. P. Poplavko, et al. Task-level timing models for guaranteed performance in multiprocessor NOCs. In CASES, 2003.
12. B. Vermeulen, et al. Debugging distributed-shared-memory communication at multiple granularities in NOCs. NOCS 2008.
13. W.-D. Weber, et al. A quality-of-service mechanism for interconnection networks in system-on-chips. In DATE, 2005.
14. P. Wielage, et al. Design and DFT of a high-speed area-efficient embedded asynchronous FIFO. In DATE, 2007.
15. D. Wiklund, et al. Socbus: switched network on chip for hard real time embedded systems. In IPDPS, 2003.
16. H. Zhang. Service disciplines for guaranteed performance service in packet-switching networks. Proc. IEEE, Oct. 1995.