An automatic approach to model checking UML state machines

SSIRI-C 2010 - 4th IEEE International Conference on Secure Software Integration and Reliability Improvement Companion

Volumn , Issue , 2010, Pages 1-6

  Zhang, Shao Jie ^a   Liu, Yang ^b  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Model checking; PAT; UML state machines

Indexed keywords

AUXILIARY VARIABLES; DESIGN ISSUES; DYNAMIC BEHAVIORS; FORMAL VERIFICATIONS; MODEL CHECKER; MODELING LANGUAGES; PAT; SOFTWARE DEVELOPMENT; STATE EXPLOSION PROBLEMS; STATE MACHINE; TRACE REFINEMENT; UML DIAGRAMS; UML MODEL; UML STATE MACHINE;

CONTOUR FOLLOWERS; LINGUISTICS; SOFTWARE DESIGN; SOFTWARE RELIABILITY; UNIFIED MODELING LANGUAGE;

MODEL CHECKING;

EID: 77956113168     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SSIRI-C.2010.11     Document Type: Conference Paper

References (21)

1. P. Bhaduri and S. Ramesh. Model Checking of State chart Models: Survey and Research Directions. CoRR, cs.SE/0407038, 2004.
2. A. Cimatti, E. M. Clarke, E. Giunchiglia, F. Giunchiglia, M. Pistore, M. Roveri, R. Sebastiani, and A. Tacchella. Nusmv 2: An opensource tool for symbolic model checking. In CAV, pages 359-364, 2002.
3. E. M. Clarke, O. Grumberg, and D. A. Peled. Model Checking. The MIT Press, 2000.
4. E. M. Clarke and W. Heinle. Modular translation of statecharts to smv. Technical report, Carnegie-Mellon University School of Computer Science, 2000.
5. J. Dubrovin and T. Junttila. Symbolic model checking of hierarchical UML state machines. Technical Report B23, Helsinki University of Technology, Laboratory for Theoretical Computer Science, Espoo, Finland, December 2007.
6. A. Hinton, M. Kwiatkowska, G. Norman, and D. Parker. Prism: A tool for automatic verification of probabilistic systems. In Proc. 12th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS06), volume 3920 of LNCS, pages 441-444. Springer, 2006.
7. G. J. Holzmann. The SPIN Model Checker: Primer and Reference Manual. Addison Wesley, 2003.
8. D. Jansen, H. Hermanns, and J. Katoen. A probabilistic extension of uml statecharts: Specification and verification. In W. Damm and E.-R. Olderog, editors, Formal Techniques in Real-time and Fault-tolerant Systems, Lecture Notes in Computer Science 2469, pages 355-374, Oldenburg, Germany, 2002. Springer.
9. D. Latella, I. Majzik, and M. Massink. Automatic Verification of a Behavioural Subset of UML State chart Diagrams Using the SPIN Model-checker. Formal Aspects of Computing, V11(6):637-664, December 1999.
10. J. Lilius and I. P. Paltor. vUML: A Tool for Verifying UML Models. Automated Software Engineering, International Conference on, 0:255, 1999.
11. B. P. Mahony and J. S. Dong. Blending Object-Z and Timed CSP: An Introduction to TCOZ. In Proceedings of the 20th International Conference on Software Engineering (ICSE 1998), pages 95-104, Kyoto, Japan, 1998.
12. B. P. Mahony and J. S. Dong. Timed Communicating Object Z. IEEE Transactions on Software Engineering, 26(2):150- 177, 2000.
13. K. L. McMillan. Symbolic model checking: an approach to the state explosion problem. PhD thesis, Pittsburgh, PA, USA, 1992.
14. M. Y. Ng and M. Butler. Towards formalizing uml state diagrams in csp. In In: 1st International Conference on Software Engineering and Formal Methods, IEEE Computer Society, pages 138-147, 2003.
15. M. Y. Ng and M. J. Butler. Tool Support for Visualizing CSP in UML. In ICFEM'02, pages 287-298, London, UK, 2002. Springer-Verlag.
16. OMG. Unified Modeling Language Superstructure Version 2.2. http://www.omg.org/spec/UML/2.2/Superstructure/PDF/, Feburary 2009.
17. A. W. Roscoe. The Theory and Practice of Concurrency. Prentice-Hall, 1997.
18. J. Sun, Y. Liu, and J. S. Dong. Model Checking CSP Revisited: Introducing a Process Analysis Toolkit. In ISoLA 2008, pages 307-322. Springer, 2008.
19. J. Sun, Y. Liu, J. S. Dong and J. Pang. PAT: Towards Flexible Verification under Fairness. In CAV 2009, pages 702-708, Grenoble, France, June 2009.
20. J. Sun, Y. Liu, J. S. Dong, and H. H. Wang. Specifying and Verifying Event-based Fairness Enhanced Systems. In ICFEM 2008, volume 5256 of LNCS, pages 318-337. Springer, 2008.
21. W. L. Yeung, K. R. P. H. Leung, J. Wang, and W. Dong. Improvements Towards Formalizing UML State Diagrams in CSP. In APSEC'05, pages 176-184, Washington, DC, USA, 2005. IEEE Computer Society.