|
Volumn , Issue , 2010, Pages 3953-3956
|
A 4x4 64-QAM reduced-complexity K-best MIMO detector up to 1.5Gbps
a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
CLOCK CYCLES;
CLOCK FREQUENCY;
CMOS TECHNOLOGY;
DETECTION PROBLEMS;
DETECTION RATES;
HARDWARE COMPLEXITY;
HIGH-SPEED APPLICATIONS;
K-VALUES;
MIMO DETECTORS;
MULTIPLE-INPUT-MULTIPLE-OUTPUT;
POST LAYOUT SIMULATION;
REDUCED-COMPLEXITY;
SPHERE DECODERS;
VLSI ARCHITECTURES;
CMOS INTEGRATED CIRCUITS;
DECODING;
DETECTORS;
FABRICS;
MIMO SYSTEMS;
SPHERES;
VLSI CIRCUITS;
|
EID: 77955997174
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ISCAS.2010.5537675 Document Type: Conference Paper |
Times cited : (30)
|
References (7)
|