To GPU synchronize or not GPU synchronize?

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

Volumn , Issue , 2010, Pages 3801-3804

  Feng, Wu Chun ^a,b   Xiao, Shucai ^b  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^b State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BARRIER SYNCHRONIZATION; BIOINFORMATICS APPLICATIONS; DATA PARALLEL; FUNCTION COMPONENTS; GRAPHICS PROCESSING UNIT; MASSIVE PARALLELISM; MEMORY CONSISTENCY MODELS; ORDERS-OF-MAGNITUDE; PARALLEL APPLICATION; PROGRAMMABLE PROCESSORS; STREAM PROCESSOR; VECTOR OPERATIONS;

BIOINFORMATICS; COMMUNICATION; FABRICS; NANOTECHNOLOGY; PROGRAM PROCESSORS; SYNCHRONIZATION;

COMPUTER GRAPHICS EQUIPMENT;

EID: 77955986662     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2010.5537722     Document Type: Conference Paper

References (17)

1. J. Alemany and E. W. Felten. Performance Issues in Non-Blocking Synchronization on Shared-Memory Multiprocessors. In Proc. of the 11th ACM Symp. on Principles of Distributed Computing, August 1992.
2. AMD/ATI. Stream Computing User Guide. April 2009. http://developer.amd. com/gpu-assets/Stream-Computing-User-Guide.pdf.
3. G. Barnes. A Method for Implementing Lock-Free Shared-Data Structures. In Proc. of the 5th ACM Symp. on Parallel Algorithms and Architectures, June 1993.
4. N. K. Govindaraju, B. Lloyd, Y. Dotsenko, B. Smith, and J. Manferdelli. High Performance Discrete Fourier Transforms on Graphics Processors. In Proc. of Supercomputing (SC), October 2008.
5. R. Gupta and C. R. Hill. A Scalable Implementation of Barrier Synchronization Using an Adaptive Combining Tree. International Journal of Parallel Programming, 18(3):161-180, 1989.
6. P. Harish and P. J. Narayanan. Accelerating Large Graph Algorithms on the GPU Using CUDA. In Proc. of the IEEE Int'l Conf. on High Performance Computing, December 2007.
7. M. Hussein, A. Varshney, and L. Davis. On Implementing Graph Cuts on CUDA. In First Workshop on General Purpose Processing on Graphics Processing Units, October 2007.
8. Khronos. OpenCL: Parallel Computing for Heterogeneous Devices, 2009. http://www.khronos.org/developers/library/overview/opencl overview.pdf.
9. H. W. Lang. Bitonic Sort. 1997. http://www.iti.fh-flensburg.de/lang/ algorithmen/sortieren/ bitonic/bitonicen.htm.
10. NVIDIA. NVIDIA CUDA Programming Guide-2.2, 2009. http://developer. download.nvidia.com/compute/cuda/2-2/ toolkit/docs/NVIDIA-CUDA-Programming- Guide-2.2.pdf.
11. S. Ryoo, C. I. Rodrigues, S. S. Baghsorkhi, S. S. Stone, D. B. Kirk, and W. W. Hwu. Optimization Principles and Application Performance Evaluation of a Multithreaded GPU Using CUDA. In Proc. of the 13th ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming, pages 73-82, Feb. 2008.
12. T. Smith and M. Waterman. Identification of Common Molecular Subsequences. In Journal of Molecular Biology, April 1981.
13. G. M. Striemer and A. Akoglu. Sequence Alignment with GPU: Performance and Design Challenges. In IPDPS, May 2009.
14. J. A. Stuart and J. D. Owens. Message Passing on Data-Parallel Architectures. In 23rd IEEE Int'l Parallel & Distributed Processing Symp., May 2009.
15. V. Volkov and B. Kazian. Fitting FFT onto the G80 Architecture. pages 25-29, April 2006. http://www.cs.berkeley.edu/~kubitron/courses/cs258-S08/ projects/reports/ project6-report.pdf.
16. S. Xiao, A. Aji, and W. Feng. On the Robust Mapping of Dynamic Programming onto a Graphics Processing Unit. In Proc. of the 15th Int'l Conf. on Parallel and Distributed Systems, December 2009.
17. S. Xiao and W. Feng. Inter-Block GPU Communication via Fast Barrier Synchronization. In Proc. of the IEEE International Parallel and Distributed Processing Symposium (to appear), April 2010.