메뉴 건너뛰기




Volumn , Issue , 2010, Pages 829-832

Sampling clock jitter estimation and compensation in ADC circuits

Author keywords

Analog to digital conversion (ADC); Clock jitter; Compensation; Interpolation

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; CLOCK JITTER; CLOCK TIMING; COGNITIVE RADIO; COMPENSATION; ESTIMATION AND COMPENSATION; RANDOM PERTURBATIONS; SAMPLING CLOCK JITTER; SAMPLING CLOCKS; SAMPLING RATES; SAMPLING TIME; SUPERHETERODYNE RECEIVERS;

EID: 77955986015     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2010.5537438     Document Type: Conference Paper
Times cited : (23)

References (10)
  • 5
    • 34247210040 scopus 로고    scopus 로고
    • Blind calibration of timing offsets for fourchannel time-interleaved ADCs
    • April
    • S. Huang and B. Levy, "Blind calibration of timing offsets for fourchannel time-interleaved ADCs," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no. 4, pp. 863-876, April 2007.
    • (2007) IEEE Transactions on Circuits and Systems I: Regular Papers , vol.54 , Issue.4 , pp. 863-876
    • Huang, S.1    Levy, B.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.