Low-leakage and compact registers with easy-sleep mode

Journal of Low Power Electronics

Volumn 6, Issue 2, 2010, Pages 263-279

  Jiao, Hailong ^a   Kursun, Volkan ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Data retention; Flip Flop; Gated ground; Memory element; Sequential multi threshold voltage cmos circuits; Shift register

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER CIRCUITS; ELECTRIC POWER UTILIZATION; FLIP FLOP CIRCUITS; LEAKAGE CURRENTS; RESTORATION; SHIFT REGISTERS; SLEEP RESEARCH; THRESHOLD VOLTAGE;

DATA RETENTION; GATED GROUND; HIGH-THRESHOLD VOLTAGES; LEAKAGE POWER CONSUMPTION; MEMORY ELEMENT; MULTI-THRESHOLD VOLTAGE CMOS; STATIC MEMORY CELLS; TRANSFER MECHANISMS;

DATA REDUCTION;

EID: 77955705867     PISSN: 15461998     EISSN: 15462005     Source Type: Journal    
DOI: 10.1166/jolpe.2010.1080     Document Type: Conference Paper

References (34)

1. V. Kursun and E. G. Friedman, Multi-Voltage CMOS Circuit Design, John Wiley & Sons Ltd., New Jersey, USA (2006).
2. G. Sery, S. Borkar, and V. De, Life is CMOS: Why chase life after? Proceedings of the IEEE/ACM International Design Automation Conference, IEEE and ACM, New Orleans, USA, June (2002), pp.78-83.
3. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, 1-V power supply high-speed digital circuit technology with multithreshold- voltage CMOS. IEEE Journal of Solid-State Circuits 30, 847 (1995).
4. J. Kao and A. Chandrakasan, MTCMOS sequential circuits. Proceedings of the IEEE European Solid State Circuits Conference, IEEE, Villach, Austria, September (2001), pp. 317-320.
5. S. Shigematsu, S. Mutoh, Y. Matsuya, and J. Yamada, A 1 V high-speed MTCMOS circuit scheme for power-down applications. Proceedings of the IEEE International Symposium on VLSI Circuits, IEEE, Kyoto, Japan, June (1995), pp. 125-126.
6. S. Shigematsu, S. Mutoh, Y. Matsuya, Y. Tanabe, and J. Yamada, A 1-V high-speed MTCMOS circuit scheme for power-down application circuits. IEEE Journal of Solid-State Circuits 32, 861 (1997).
7. M. W. Allam, M. H. Anis, and M. I. Elmasry, High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies. Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, IEEE, Rapallo, Italy, July (2000), pp. 145-160.
8. M. Anis, S. Areibi, and M. Elmasry, Design and optimization of multithreshold CMOS (MTCMOS) circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22, 1324 (2003).
9. J. Kao, A. Chandrakasan, and D. Antoniadis, Transistor sizing issues and tool for multi-threshold CMOS technology. Proceedings of the IEEE/ACM International Design Automation Conference, IEEE and ACM, Anaheim, USA, June (1997), pp. 409-414.
10. B. H. Calhoun, F. A. Honore, and A. P. Chandrakasan, A leakage reduction methodology for distributed MTCMOS. IEEE Journal of Solid-State Circuits 39, 818 (2004).
11. http://www.umc.com/english/process/g.asp. UMC 90 Nanometer CMOS Technology.
12. Z. Liu and V Kursun, High read stability and low leakage SRAM cell based on data/Bitline decoupling. Proceedings of the IEEE International Systems on Chip (SOC) Conference, IEEE, Austin, USA, September (2006), pp. 115-116.
13. M. R. Stan and M. Barcella, MTCMOS with outer feedback (MTOF) flip-flops. Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Bangkok, Thailand, May (2003), pp. 429-432.
14. V Kursun, S. A. Tawfik, and Z. Liu, Leakage-aware design of nanometer SoC Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, New Orleans, USA, May (2007), pp. 3231-3234.
15. Z. Liu and V Kursun, New MTCMOS flip-flops with simple control circuitry and low leakage data retention capability. Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, IEEE, Marrakech, Morocco, December (2007), pp. 1276-1279.
16. B. H. Lee, Y. H. Kim, and K.-O. Jeong, Clock-free MTCMOS flipflops with high speed and low power. IEICE Transactions on fundamentals of Electronics, Communications and computer Sciences E88-A, 1416 (2005).
17. P. Babighian, L. Benini, A. Macii, and E. Macii, Low-overhead stateretaining elements for low-leakage MTCMOS design. Proceedings of the ACM Great Lakes Symposium on VLSI, ACM, Chicago, USA, April (2005), pp. 367-370.
18. D. Levacq, V Dessard, and D. Flandre, Ultra-low power flip-flops for MTCMOS circuits. Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Kobe, Japan, May (2005), pp. 4681-4184.
19. J.-S. Wang and H.-Y. Li, 0.9-V sense-amplifier-based reduced-clockswing MTCMOS flip-flops. Proceedings of the IEEE Asia-Pacific Conference on ASIC, IEEE, Taipei, Taiwan, August (2002), pp. 271-274.
20. S. A. Tawfik and V Kursun, Low-power and compact sequential circuits with independent-gate FinFETs. IEEE Transactions on Electron Devices 55, 60 (2008).
21. R. S. Muller, T. I. Kamins, and M. Chan, Device Electronics for Integrated Circuits, John Wiley & Sons Ltd., New Jersey, USA (2002).
22. H. Jiao and V Kursun, Ground bouncing noise aware sequential MTCMOS circuits with data retention capability. Proceedings of the IEEE International Symposium on Integrated Circuits, IEEE, Singapore, December (2009), pp. 534-537.
23. International Technology Roadmap for Semiconductors (ITRS), available, http://public.itrs.net (2009).
24. R. Rao, A. Devgan, D. Blaauw, and D. Sylvester, Analytical yield prediction considering leakage/performance correlation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25, 1685 (2006).
25. W. Zhao, Y. Cao, F. Liu, K. Agarwal, D. Acharyya, S. Nassif, and K. Nowka, Rigorous extraction of process variations for 65 nm CMOS design. Proceedings of the IEEE European Solid State Circuits Conference, IEEE, Munich, Germany, September (2007), pp. 89-92.
26. J. Jaffari and M. Anis, Variability-aware bulk-MOS device design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27, 205 (2008).
27. S. A. Tawfik and V Kursun, Low power and robust 7T dualVt SRAM circuit. Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Seattle, USA, May (2008), pp. 1452-1455.
28. S. A. Tawfik and V Kursun, Dynamic wordline voltage swing for low leakage and stable static memory banks. Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Seattle, USA, May (2008), pp. 1894-1897.
29. S. A. Tawfik and V Kursun, Stability enhancement techniques for nanoscale SRAM circuits: A comparison. Proceedings of the IEEE International Systems on Chip Design Conference, IEEE, Busan, Korea, November (2008), pp. 113-116.
30. Y. Wang, U. Bhattacharya, F. Hamzaoglu, P. Kolar, Y. G. Ng, L. Wei, Y. Zhang, K. Zhang, and M. Bohr, A 4.0 GHz 291 Mb voltagescalable SRAM design in a 32 nm high-k + metal-gate CMOS technology with integrated power management. IEEE Journal of Solid-State Circuits 45, 103 (2010).
31. 2 cell in 40 nm CMOS using level-programmable wordline driver. Proceedings of the IEEE International Solid State Circuits Conference, IEEE, San Francisco, USA, February (2009), pp. 458-460.
32. L. Chang, R. K. Montoye, Y. Nakamura, K. A. Batson, R. J. Eickemeyer, R. H. Dennard, W. Haensch, and D. Jamsek, An 8TSRAM for variability tolerance and low-voltage operation in highperformance caches. IEEE Journal of Solid-State Circuits 43, 956 (2009).
33. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V De, Parameter variations and impact on circuits and microarchitecture. Proceedings of the IEEE/ACM Design Automation Conference, IEEE and ACM, Anaheim, USA, June (2003), pp. 338-342.
34. H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif, Full chip leakage estimation considering power supply and temperature variations. Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, IEEE and ACM, Seoul, Korea, August (2003), pp. 78-83.