Energy-efficient task synchronization for real-time systems

IEEE Transactions on Industrial Informatics

Volumn 6, Issue 3, 2010, Pages 287-301

  Chen, Ya Shu ^a   Yang, Chuan Yue ^b   Kuo, Tei Wei ^b  

^a NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Dynamic voltage frequency scaling; energy efficient; real time system; synchronization protocol

Indexed keywords

BASE FREQUENCIES; COMPARISON STUDY; DYNAMIC VOLTAGE FREQUENCY SCALING; ENERGY CONSUMPTION; ENERGY-EFFICIENT; EXTENSIVE SIMULATIONS; FREQUENCY LOCKING; FREQUENCY SWITCHING; OPTIMIZATION PROBLEMS; REAL SYSTEMS; REAL-TIME TASKS; SYNCHRONIZATION PROTOCOL; SYNCHRONIZATION PROTOCOLS; TASK SYNCHRONIZATION; TIMING CONSTRAINTS;

ENERGY UTILIZATION; SYNCHRONIZATION; TIMING CIRCUITS;

REAL TIME SYSTEMS;

EID: 77955667024     PISSN: 15513203     EISSN: None     Source Type: Journal    
DOI: 10.1109/TII.2010.2052056     Document Type: Article

References (50)

1. Intel StrongARM SA-1110 Microprocessor Developers Manual, Intel, Tech. Rep., 2001. [Online]. Available: . com/design/strong/manuals/278240.htm
2. Intel PXA26x Processor Family Developers Manual, Intel, Tech. Rep., 2004. [Online]. Available: manuals/278638.htm
3. Y. Zhu and F. Mueller, "Feedback EDF scheduling exploiting hardware assisted asynchronous dynamic voltage scaling," in Proc. Language, Compiler, Tool for Embedded Systems, 2005, pp. 203-212.
4. -2.25 MHz 400 mA/600 mA Dual Step-Down Converter in Small 3-3 mm QFN Package, Texas Instruments, Tech. Rep., 2007. [Online]. Available:
5. Power Management IC for Li-Ion Powered Systems, Texas Instruments, Tech. Rep., 2008. [Online]. Available: symlink/tps65023.pdf
6. Single Chip Power Solution for Battery Powered Systems, Texas Instruments, Tech. Rep., 2009. [Online]. Available: lit/ds/symlink/tps65073.pdf
7. Digital Media System-on-Chip (DMSoC), Texas Instruments, Tech. Rep., 2008. [Online]. Available: tms320dm335.pdf
8. OMAP3515/03 Applications Processor, Texas Instruments, Tech. Rep., 2009. [Online]. Available: omap3515.pdf
9. J. Jacobson, M. L. Renard, J. luc Lugrin, and M. Cavazza, "The caveut system: Immersive entertainment based on a game engine," in Proc. Advances in Comput. Entertainment, 2005, pp. 184-187.
10. M. Claypool, K. Claypool, and F. Damaa, "The effects of frame rate and resolution on users playing first person shooter games," in Proc. Multimedia Comput. Networking, 2006.
11. Parallel architecture core digital signal processor core, Industrial Technology Research Institute (I.T.R.I.S.T. Center), Tech. Rep., 2006. [Online]. Available: . jsp?tree idx=0200
12. H. Aydin, R. Melhem, D. Mossé, and P. Mejía-Alvarez, "Determining optimal processor speeds for periodic real-time tasks with different power characteristics," in Proc. Euromicro Conf. Real-Time Syst,, 2001, p. 225.
13. H. Aydin, R. Melhem, D. Mossé, and P. Mejía-Alvarez, "Dynamic and aggressive scheduling techniques for power-aware real-time systems," in Proc. Real-Time Syst. Symp., 2001, p. 95.
14. J.-J. Chen, T.-W. Kuo, and C.-S. Shih, "approximation clock rate assignment for periodic real-time tasks on a voltage-scaling processor," in Proc. Int. Conf. Embedded Softw., 2005, pp. 247-250.
15. J.-J. Chen, T.-W. Kuo, and C.-L. Yang, "Profit-driven uniprocessor scheduling with energy and timing constraints," in Proc. Symp. Appl. Comput., 2004, pp. 834-840.
16. R. Jejurikar and R. Gupta, "Integrating preemption threshold scheduling and dynamic voltage scaling for energy efficient real-time systems," in Proc. Int. Conf. Embedded and Real-Time Comput. Syst. Appl., 2004.
17. W. Kim, J. Kim, and S. Mi, "Preemption-aware dynamic voltage scaling in hard real-time systems," in Proc. Int. Symp. Low Power Electronics and Design, 2004, pp. 393-398.
18. W.-C. Kwon and T. Kim, "Optimal voltage allocation techniques for dynamically variable voltage processors," in Proc. Design Autom. Conf., 2003, pp. 125-130.
19. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for lowpower embedded operating systems," in Proc. Symp. Operating Syst. Principles, 2001, pp. 89-102.
20. C. Rusu, R. Melhem, and D. Mossé, "Maximizing the system value while satisfying time and energy constraints," in Proc. Real-Time Syst. Symp., 2002, p. 246.
21. C.-Y. Yang, J.-J. Chen, and T.-W. Kuo, "Preemption control for energyefficient task scheduling in systems with a dvs processor and non-dvs devices," in Proc. Int. Conf. Embedded and Real-Time Comput. Syst. Appl., 2007, pp. 293-300.
22. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. Symp. Foundations Comput. Sci., 1995, p. 374.
23. H.-S. Yun and J. Kim, "Reward-based voltage scheduling for fixed-priority hard real-time systems," in Proc. Int. Workshop on Power-Aware Real-Time Comput., 2004.
24. M. Li and F. F. Yao, "An efficient algorithm for computing optimal discrete voltage schedules," SIAM J. Computer, vol.35, no.3, pp. 658-671, 2005.
25. M. P. I. Hong, G. Qu, and M. B. Srivastava, "Synthesis techniques for low-power hard real-time systems on variable voltage processors," in Proc. Real-Time Syst. Symp., 1998, p. 178.
26. A. Manzak and C. Chakrabarti, "Variable voltage task scheduling algorithms for minimizing energy," in Proc. Int. Symp. Low Power Electron. Design, 2001, pp. 279-282.
27. J. Pouwelse, K. Langendoen, and H. Sips, "Energy priority scheduling for variable voltage processors," in Proc. Int. Symp. Low Power Electron. Design, 2001, pp. 28-33.
28. E. Bini, G. Buttazzo, and G. Lipari, "Speed modulation in energyaware real-time systems," in Proc. Euromicro Conf. Real- Time Syst., 2005, pp. 3-10.
29. S. Saewong and R. Rajkumar, "Practical voltage-scaling for fixed-priority rt-systems," in Proc. Real-Time and Embedded Technol. Appl. Symp., 2003, p. 106.
30. L. Sha, R. Rajkumar, and J. Lehoczky, "Priority inheritance protocols: An approach to real-time synchronization," IEEE Trans. Comput., vol.39, no.9, pp. 1175-1185, 1990.
31. R. Jejuikar and R. Gutpa, "Energy aware task scheudling with task synchoronization for embedded real-time system," IEEE Trans. Comput. Aided Design of Integr. Circuits Syst., vol.25, no.6, pp. 1024-1037, 2006.
32. F. Zhang and S. T. Chanson, "Processor voltage scheduling for realtime tasks with non-preemptible sections," in Proc. Real-Time Syst. Symp., 2002, p. 235.
33. T. P. Baker, "A stack-based resource allocation policy for real-time process," in Proc. Real-Time Syst. Symp., 1990, pp. 191-200.
34. D. Zhu, "Reliability-aware dynamic energy management in ependable embedded real-time systems," in Proc. Real-Time and Embedded Technol. Appl. Symp., 2006, pp. 397-407.
35. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2002.
36. R. Jejurikar, C. Pereira, and R. K. Gupta, "Leakage aware dynamic voltage scaling for real-time embedded systems," in Proc. Design Autom. Conf., 2004, pp. 275-280.
37. Y.-S. Chen, L.-P. Change, T.-W. Kuo, and A. K. Mok, "An anomaly prevention approach for real-time task scheduling," J. Syst. Softw., vol.82, no.1, pp. 144-154, 2009.
38. A. K. Mok, "Tracking real-time systems requirements," in Proc. Real- Time Comput. Syst. Appl., 2000, p. 333.
39. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard real-time environment," J. ACM, vol.20, no.1, pp. 46-61, 1973.
40. LINGO 1.0, Lindo Systems, Inc. [Online]. Available: . lindo.com/lingom.html
41. INTEL-XSCALE, 2003. [Online]. Available: . com/design/xscale
42. A. Andrei, M. Schmitz, P. Eles, Z. Peng, and B. M. Al-Hashimi, "Overhead- conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems," in Proc. Design, Autom. Test in Europe, 2004, p. 10518.
43. K. A. Vardhan and Y. N. Srikant, "Transition aware scheduling: Increasing continuous idle-periods in resource units," in Proc. Int. Conf. Comput. Frontiers, 2005, pp. 189-198.
44. DaVinci System Level Benchmarking Measurements, Texas Instruments, Tech. Rep., 2006. [Online]. Available: lit/an/spraaf6/spraaf6.pdf
45. W. Yuan and K. Nahrstedt, "Energy-efficient cpu scheduling for multimedia applications," ACM Trans. Comput. Syst., vol.24, no.3, pp. 292-331, 2006.
46. M. Koul, Exploring Video Compression Challenges, Texas Instruments, Tech. Rep., 2009. [Online]. Available: http://focus.ti.com.cn/cn/lit/wp/spry129/ spry129.pdf
47. C.-W. Chen, C.-Y. Yang, T.-W. Kuo, and M.-W. Chang, "Energy- efficient real-time co-scheduling of multimedia dsp jobs," in Proc. Sensor Networks, Ubiquitous, and Trustworthy Comput., 2008, pp. 225232.
48. P. Gai, L. Abeni, and G. Buttazzo, "Multiprocessor dsp scheduling in system-on-a-chip architecture," in Proc. Euromicro Conf. Real-Time Syst., 2002, p. 231.
49. K. Kim, D. Kim, and C. Park, "Real-time scheduling in heterogeneous dual-core architecture," in Proc. Int. Conf. Parallel Distrib. Syst., 2006, pp. 9196.
50. Agilent 34970A Data Acquisition/Switch Unit, Agilent, Tech. Rep., 2005. [Online]. Available: http://cp.literature.agilent.com/litweb/pdf/5965-5290EN.pdf