Issues in embedded DRAM development and applications

Proceedings of the International Symposium on System Synthesis

Volumn Part F129250, Issue , 1998, Pages 23-28

  Keitel Schulz, D ^a   When, N ^b  

^a SIEMENS AG   (Germany)

^b Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMMERCE;

DEVELOPMENT AND APPLICATIONS; EMBEDDED DRAM; NICHE MARKETS; ONE CHIP; TECHNICAL CHALLENGES;

COMPUTER CIRCUITS;

EID: 77955637045     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/isss.1998.730592     Document Type: Conference Paper

References (18)

1. O. Kimura (Moderator). DRAM + Logic Integration: Which Architecture and Fabrication Process. Evening Discussion Session at the 1997 International Solid State Circuits Conference, February 1997.
2. J. Borel. Technologies for Multimedia Systems on a Chip. In 1997 International Solid State Circuits Conference, Digest of Technical Papers, volume 40, pages 18-21, February 1997.
3. H. De Man. Education for the Deep Submicron Age: Business as Usual? In Proceedings of the 34th Design Automation Conference, pages 307-312, June 1997.
4. N. Dutt (organizer). How will Memory Issues Impact Synthesis for Embedded Systems-on-Silicon? Panel Discussion at the 10th International Symposium on System Synthesis, September 1997.
5. N. Wehn and S. Hein. Embedded DRAM Architectural Trade-Offs. In Design, Automation and Test in Europe, pages 704-708, February 1998.
6. S. A. Przybylski. New DRAM Technologies: A comprehensive analysis of the new architectures. Report, 1996.
7. B. Prince. High Performance Memories. John Wiley & Sons, 1996.
8. T. Watanabe et al. Modular Architecture for a 6.4-Gbyte/s, 8-Mbit DRAM-integrated media chip. IEEE Journal of Solid-State Circuits, Vol. 32, pp. 635-641, May 1997.
9. T. Yabe et al. A Configurable DRAM Macro Design for 2112 Derivative Organizations to be synthesized Using a Memory Generator. In 1998 International Solid State Circuits Conference, Digest of Technical Papers, pages 72-73, February 1998.
10. K. Ayukawa, T. Watanabe, and S. Narita. An Access- Sequence Control Scheme to Enhance Random-Access Performance of Embedded DRAMs. IEEE Journal of Solid- State Circuits, Vol. 33, No. 5, pp.800-806, May 1998.
11. F. Catthoor. Energy-delay efficient data storage and transfer architectures: circuit technology versus design methodology solutions. In Design, Automation and Test in Europe, pages 709-714, February 1998.
12. A. Chandrakasan and R. Broderson. Low Power Digital CMOS Design. Kluwer Academic Publisher, 1995.
13. D. Patterson et al. Intelligent RAM (IRAM): Chips that Remember and Compute. In 1997 International Solid State Circuits Conference, Digest of Technical Papers, volume 40, pages 224-225, February 1997.
14. T. Shimizu et al. A Multimedia 32b RISC Microprocessor with 16 Mb DRAM. In 1996 International Solid State Circuits Conference, Digest of Technical Papers, volume 39, pages 216-217, February 1996.
15. Y. Aiomoto et al. A 7.68-GIPS 3.84-GB/s 1-W Parallel Image-Processing RAM integrating a 16Mb DRAM and 128 processors. In 1996 International Solid State Circuits Conference, Digest of Technical Papers, pages 372-373, February 1996.
16. K. Murakami, S. Shirakawa, and H. Miyajima. Parallel Processing RAM Chip with 256Mb DRAM and Quad Processors. In 1997 International Solid State Circuits Conference, Digest of Technical Papers, volume 40, pages 228229, February 1997.
17. T. Suanaga et al. DRAM Macros for ASIC chips. IEEE Journal of Solid-State Circuits, Vol. 30, pp. 1006-1014, September 1995.
18. SIEMENS Semiconductor Homepage, http://www.siemens.de/Semiconductor, 1997.