Jtlv: A framework for developing verification algorithms

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6174 LNCS, Issue , 2010, Pages 171-174

  Pnueli, Amir ^a   Sa'ar, Yaniv ^a   Zuck, Lenore D ^b  

^a WEIZMANN INSTITUTE OF SCIENCE   (Israel)

^b UNIVERSITY OF ILLINOIS AT CHICAGO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMIC VERIFICATION; ECLIPSE PLUGIN; SCRIPTING ENVIRONMENT; SCRIPTING LANGUAGES; VERIFICATION ALGORITHMS;

COMPUTER AIDED ANALYSIS;

JAVA PROGRAMMING LANGUAGE;

EID: 77954994560     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-14295-6_18     Document Type: Conference Paper

References (24)

1. Balaban, I., Fang, Y., Pnueli, A., Zuck, L.D.: IIV: An Invisible Invariant Verifier. In: Etessami, K., Rajamani, S.K. (eds.) CAV 2005. LNCS, vol. 3576, pp. 408-412. Springer, Heidelberg (2005)
2. Cimatti, A., Clarke, E.M., Giunchiglia, F., Roveri, M.: NuSMV: A new symbolic model verifier. In: Halbwachs, N., Peled, D.A. (eds.) CAV 1999. LNCS, vol. 1633, pp. 495-499. Springer, Heidelberg (1999)
3. Cohen, A., Namjoshi, K.S.: Local proofs for linear-time properties of concurrent programs. In: Gupta, A., Malik, S. (eds.) CAV 2008. LNCS, vol. 5123, pp. 149-161. Springer, Heidelberg (2008)
4. Cohen, A., Namjoshi, K.S., Sa'ar, Y.: A dash of fairness for compositional reasoning. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 543-557. Springer, Heidelberg (2010)
5. Cohen, A., Namjoshi, K.S., Sa'ar, Y.: Split: A compositional LTL verifier. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 558-561. Springer, Heidelberg (2010)
6. Cohen, A., Namjoshi, K.S., Sa'ar, Y., Zuck, L.D., Kisyova, K.I.: Parallelizing a symbolic compositional model-checking algorithm (in preparation) (2010)
7. Gazit, H.K., Ayanian, N., Pappas, G., Kumar, V.: Recycling controllers. In: IEEE Conference on Automation Science and Engineering, Washington (August 2008)
8. Harel, D., Maoz, S., Segall, I.: Using automata representations of LSCs for smart play-out and synthesis (in preparation) (2010)
9. Harel, D., Segall, I.: Synthesis from live sequence chart specifications (in preparation) (2010)
10. Holzmann, G.: Spin model checker, the: primer and reference manual. Addison-Wesley Professional, Reading (2003)
11. Kesten, Y., Piterman, N., Pnueli, A.: Bridging the gap between fair simulation and trace inclusion. In: Hunt Jr., W.A., Somenzi, F. (eds.) CAV 2003. LNCS, vol. 2725, pp. 381-392. Springer, Heidelberg (2003)
12. Kesten, Y., Pnueli, A., Raviv, L., Shahar, E.: LTL model checking with strong fairness. Formal Methods in System Design (2002)
13. Cadence Berkeley Lab. Cadence SMV (1998), http://www-cad.eecs.berkeley. edu/kenmcmil/smv
14. Nielson, J.L.: Buddy, http://buddy.sourceforge.net
15. Piterman, N.: Suggested projects (2009), http://www.doc.ic.ac.uk/ ~npiterma/projects.html
16. Piterman, N., Pnueli, A.: Faster solutions of rabin and streett games. In: LICS, pp. 275-284 (2006)
17. Piterman, N., Pnueli, A., Sa'ar, Y.: Synthesis of reactive(1) designs. In: Emerson, E.A., Namjoshi, K.S. (eds.) VMCAI 2006. LNCS, vol. 3855, pp. 364-380. Springer, Heidelberg (2005)
18. Pnueli, A., Shahar, E.: A platform for combining deductive with algorithmic verification. In: Alur, R., Henzinger, T.A. (eds.) CAV 1996. LNCS, vol. 1102, pp. 184-195. Springer, Heidelberg (1996)
19. Ranjan, R.K., Sanghavi, J.V., Brayton, R.K., Vincentelli, A.S.: High performance BDD package based on exploiting memory hierarchy. In: DAC'96, June 1996, pp. 635-640 (1996)
20. Sa'ar, Y.: JTLV - web API, http://jtlv.ysaar.net/resources/javaDoc/API1. 3.2/
21. Somenzi, F.: CUDD: CU Decision Diagram package (1998), http://vlsi.colorado.edu/~fabio/CUDD/
22. Whaley, J.: JavaBDD, http://javabdd.sourceforge.net
23. Wongpiromsarn, T., Topcu, U., Murray, R.M.: Automatic synthesis of robust embedded control software. submitted to AAAI'10 (2010)
24. Wongpiromsarn, T., Topcu, U., Murray, R.M.: Receding horizon control for temporal logic specifications. In: HSCC'10 (2010)